Data Sheet October 1998 File Number 4225.3

# 2.5A, -100V, 1.30 Ohm, Rad Hard, SEGR Resistant, P-Channel Power MOSFETs

The Discrete Products Operation of Intersil has developed a series of Radiation Hardened MOSFETs specifically designed for commercial and military space applications. Enhanced Power MOSFET immunity to Single Event Effects (SEE), Single Event Gate Rupture (SEGR) in particular, is combined with 100K RADS of total dose hardness to provide devices which are ideally suited to harsh space environments. The dose rate and neutron tolerance necessary for military applications have not been sacrificed.

The Intersil portfolio of SEGR resistant radiation hardened MOSFETs includes N-Channel and P-Channel devices in a variety of voltage, current and on-resistance ratings. Numerous packaging options are also available.

This MOSFET is an enhancement-mode silicon-gate power field-effect transistor of the vertical DMOS (VDMOS) structure. It is specially designed and processed to be radiation tolerant. The MOSFET is well suited for applications exposed to radiation environments such as switching regulation, switching converters, motor drives, relay drivers and drivers for high-power bipolar switching transistors requiring high speed and low gate drive power. This type can be operated directly from integrated circuits.

Reliability screening is available as either commercial, TXV equivalent of MIL-S-19500, or Space equivalent of MIL-S-19500. Contact Intersil for any desired deviations from the data sheet.


# Ordering Information

RAD LEVEL	SCREENING LEVEL	PART NUMBER/BRAND
10K	Commercial	FSL9110D1
10K	TXV	FSL9110D3
100K	Commercial	FSL9110R1
100K	TXV	FSL9110R3
100K	Space	FSL9110R4

#### **Features**

- 2.5A, -100V,  $r_{DS(ON)} = 1.30\Omega$
- Total Dose
  - Meets Pre-RAD Specifications to 100K RAD (Si)
- Single Event
  - Safe Operating Area Curve for Single Event Effects
  - SEE Immunity for LET of 36MeV/mg/cm<sup>2</sup> with V<sub>DS</sub> up to 80% of Rated Breakdown and V<sub>GS</sub> of 10V Off-Bias
- · Dose Rate
  - Typically Survives 3E9 RAD (Si)/s at 80% BV<sub>DSS</sub>
  - Typically Survives 2E12 if Current Limited to I<sub>DM</sub>
- Photo Current
  - 0.3nA Per-RAD(Si)/s Typically
- Neutron
  - Maintain Pre-RAD Specifications for 3E13 Neutrons/cm<sup>2</sup>
  - Usable to 3E14 Neutrons/cm<sup>2</sup>

# Symbol



### **Package**

TO-205AF



# FSL9110D, FSL9110R

# **Absolute Maximum Ratings** $T_C = 25^{\circ}C$ , Unless Otherwise Specified

	FSL9110D, FSL9110R	UNITS
Drain to Source Voltage	-100	V
Drain to Gate Voltage ( $R_{GS} = 20k\Omega$ ) $V_{DGR}$	-100	V
Continuous Drain Current		
$T_C = 25^{\circ}C$	2.5	Α
$T_C = 100^{\circ}C$	1.5	Α
Pulsed Drain Current	7.5	Α
Gate to Source Voltage	±20	V
Maximum Power Dissipation		
$T_C = 25^{\circ}C$ $P_T$	15	W
$T_C = 100^{\circ}C$ $P_T$	6	W
Linear Derating Factor	0.12	W/oC
Single Pulsed Avalanche Current, L = 100μH, (See Test Figure)	7.5	Α
Continuous Source Current (Body Diode)	2.5	Α
Pulsed Source Current (Body Diode)	7.5	Α
Operating and Storage Temperature	-55 to +150	°C
Lead Temperature (During Soldering)	300	°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

# **Electrical Specifications** $T_C = 25^{\circ}C$ , Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNITS
Drain to Source Breakdown Voltage	BV <sub>DSS</sub>	$I_D = 1 \text{mA}, V_{GS} = 0 \text{V}$		-100	-	-	V
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}$	$T_C = -55^{\circ}C$	-	-	-7.0	V
		$I_D = 1mA$	$T_{C} = 25^{\circ}C$	-2.0	-	-6.0	V
			$T_{C} = 125^{\circ}C$	-1.0	-	-	V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = -80V,	$T_C = 25^{\circ}C$	-	-	25	μА
		$V_{GS} = 0V$	$V_{GS} = 0V$ $T_C = 125^{\circ}C$	-	-	250	μА
Gate to Source Leakage Current	I <sub>GSS</sub>	$V_{GS} = \pm 20V$	$T_{C} = 25^{\circ}C$	=	-	100	nA
			$T_{C} = 125^{\circ}C$	-	-	200	nA
Drain to Source On-State Voltage	V <sub>DS(ON)</sub>	$V_{GS} = -12V, I_D = 2.5$	5A	-	-	-3.58	V
Drain to Source On Resistance	r <sub>DS(ON)12</sub>	I <sub>D</sub> = 1.5A,	$T_{C} = 25^{\circ}C$	=	1.00	1.30	Ω
		$V_{GS} = -12V$ $T_{C} = 125^{\circ}C$		-	-	2.16	Ω
Turn-On Delay Time	t <sub>d(ON)</sub>	$V_{DD} = -50V, I_D = 2.5A,$		-	-	20	ns
Rise Time	t <sub>r</sub>	$R_{L} = 20\Omega, V_{GS} - 12V_{GS}$ $R_{GS} = 7.5\Omega$	,	-	-	45	ns
Turn-Off Delay Time	t <sub>d(OFF)</sub>	$R_{GS} = 7.322$		-	-	40	ns
Fall Time	t <sub>f</sub>			-	-	45	ns
Total Gate Charge	Q <sub>g(TOT)</sub>	$V_{GS} = 0V \text{ to } -20V$	V <sub>DD</sub> = -50V,	-	-	14	nC
Gate Charge at 12V	Q <sub>g(12)</sub>	V <sub>GS</sub> = 0V to -12V	$I_D = 2.5A$	-	7.0	7.9	nC
Threshold Gate Charge	Q <sub>g(TH)</sub>	$V_{GS} = 0V \text{ to } -2V$		-	-	0.64	nC
Gate Charge Source	Q <sub>gs</sub>			-	1.9	2.1	nC
Gate Charge Drain	Q <sub>gd</sub>			-	3.4	3.8	nC
Plateau Voltage	V <sub>(PLATEAU)</sub>	$I_D = 2.5A, V_{DS} = -15$	5V	-	-7	-	V
Input Capacitance	C <sub>ISS</sub>	$V_{DS} = -25V, V_{GS} = 0V,$ f = 1MHz		-	175	-	pF
Output Capacitance	Coss			-	70	-	pF
Reverse Transfer Capacitance	C <sub>RSS</sub>			-	20	-	pF
Thermal Resistance Junction to Case	$R_{ heta JC}$			=	8.3	-	°C/W
Thermal Resistance Junction to Ambient	$R_{\theta JA}$			-	175	-	°C/W

### **Source to Drain Diode Specifications**

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Forward Voltage	V <sub>SD</sub>	I <sub>SD</sub> = 2.5A	-0.6	-	-1.8	V
Reverse Recovery Time	t <sub>rr</sub>	$I_{SD} = 2.5A$ , $dI_{SD}/dt = 100A/\mu s$	-	-	110	ns

## Electrical Specifications up to 100K RAD $T_C = 25^{\circ}C$ , Unless Otherwise Specified

PARAMETER		SYMBOL	TEST CONDITIONS	MIN	MAX	UNITS
Drain to Source Breakdown Volts	(Note 3)	BV <sub>DSS</sub>	$V_{GS} = 0, I_{D} = 1mA$	-100	-	V
Gate to Source Threshold Volts	(Note 3)	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}$ , $I_D = 1mA$	-2.0	-6.0	V
Gate to Body Leakage	(Notes 2, 3)	I <sub>GSS</sub>	$V_{GS} = \pm 20V, V_{DS} = 0V$	-	100	nA
Zero Gate Leakage	(Note 3)	I <sub>DSS</sub>	$V_{GS} = 0, V_{DS} = -80V$	-	25	μΑ
Drain to Source On-State Volts	(Notes 1, 3)	V <sub>DS(ON)</sub>	$V_{GS} = -12V, I_D = 2.5A$	-	-3.58	V
Drain to Source On Resistance	(Notes 1, 3)	r <sub>DS(ON)12</sub>	V <sub>GS</sub> = -12V, I <sub>D</sub> = 1.5A	-	1.30	Ω

#### NOTES:

- 1. Pulse test, 300µs Max.
- 2. Absolute value.
- 3. Insitu Gamma bias must be sampled for both  $V_{GS}$  = -12V,  $V_{DS}$  = 0V and  $V_{GS}$  = 0V,  $V_{DS}$  = 80% BV<sub>DSS</sub>.

# Single Event Effects (SEB, SEGR) Note 4

		ENVIRONMENT (NOTE 5)			APPLIED	(NOTE 6)
TEST	SYMBOL	ION SPECIES	TYPICAL LET (MeV/mg/cm)	TYPICAL RANGE (μ)	V <sub>GS</sub> BIAS (V)	MAXIMUM V <sub>DS</sub> BIAS (V)
Single Event Effects Safe Operating Area	SEESOA	Ni	26	43	20	-100
		Br	37	36	10	-100
		Br	37	36	15	-80
		Br	37	36	20	-50

### NOTES:

- 4. Testing conducted at Brookhaven National Labs; sponsored by Naval Surface Warfare Center (NSWC), Crane, IN.
- 5. Fluence =  $1E5 \text{ ions/cm}^2$  (typical),  $T = 25^{\circ}\text{C}$ .
- 6. Does not exhibit Single Event Burnout (SEB) or Single Event Gate Rupture (SEGR).

# Typical Performance Curves Unless Otherwise Specified




FIGURE 1. SINGLE EVENT EFFECTS SAFE OPERATING AREA




FIGURE 2. DRAIN INDUCTANCE REQUIRED TO LIMIT GAMMA DOT CURRENT TO IAS

# Typical Performance Curves Unless Otherwise Specified (Continued)




FIGURE 3. MAXIMUM CONTINUOUS DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 4. FORWARD BIAS SAFE OPERATING AREA




FIGURE 5. BASIC GATE CHARGE WAVEFORM




FIGURE 6. NORMALIZED  $r_{\text{DS(ON)}}$  vs JUNCTION TEMPERATURE




FIGURE 7. NORMALIZED MAXIMUM TRANSIENT THERMAL RESPONSE

# Typical Performance Curves Unless Otherwise Specified (Continued)




FIGURE 8. UNCLAMPED INDUCTIVE SWITCHING

### Test Circuits and Waveforms




FIGURE 9. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 10. UNCLAMPED ENERGY WAVEFORMS




FIGURE 11. RESISTIVE SWITCHING TEST CIRCUIT




FIGURE 12. RESISTIVE SWITCHING WAVEFORMS

# Screening Information

Screening is performed in accordance with the latest revision in effect of MIL-S-19500, (Screening Information Table).

# Delta Tests and Limits (JANTXV Equivalent, JANS Equivalent) $T_C = 25^{\circ}C$ , Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS	MAX	UNITS
Gate to Source Leakage Current	I <sub>GSS</sub>	$V_{GS} = \pm 20V$	±20 (Note 7)	nA
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 80% Rated Value	±25 (Note 7)	μΑ
Drain to Source On Resistance	r <sub>DS(ON)</sub>	T <sub>C</sub> = 25°C at Rated I <sub>D</sub>	±20% (Note 8)	Ω
Gate Threshold Voltage	V <sub>GS(TH)</sub>	I <sub>D</sub> = 1.0mA	±20% (Note 8)	V

### NOTES:

- 7. Or 100% of Initial Reading (whichever is greater).
- 8. Of Initial Reading.

# **Screening Information**

TEST	JANTXV EQUIVALENT	JANS EQUIVALENT
Gate Stress	V <sub>GS</sub> = -30V, t = 250μs	V <sub>GS</sub> = -30V, t = 250μs
Pind	Optional	Required
Pre Burn-In Tests (Note 9)	MIL-S-19500 Group A, Subgroup 2 (All Static Tests at 25°C)	MIL-S-19500 Group A, Subgroup 2 (All Static Tests at 25°C)
Steady State Gate Bias (Gate Stress)	MIL-STD-750, Method 1042, Condition B $V_{GS} = 80\%$ of Rated Value, $T_A = 150^{\circ}$ C, Time = 48 hours	MIL-STD-750, Method 1042, Condition B $V_{GS} = 80^{\circ}$ of Rated Value, $T_{A} = 150^{\circ}$ C, Time = 48 hours
Interim Electrical Tests (Note 9)	All Delta Parameters Listed in the Delta Tests and Limits Table	All Delta Parameters Listed in the Delta Tests and Limits Table
Steady State Reverse Bias (Drain Stress)	MIL-STD-750, Method 1042, Condition A $V_{DS} = 80\%$ of Rated Value, $T_A = 150^{\circ}$ C, Time = 160 hours	MIL-STD-750, Method 1042, Condition A $V_{DS} = 80\%$ of Rated Value, $T_A = 150^{\circ}$ C, Time = 240 hours
PDA	10%	5%
Final Electrical Tests (Note 9)	MIL-S-19500, Group A, Subgroup 2	MIL-S-19500, Group A, Subgroups 2 and 3

### NOTE:

# **Additional Screening Tests**

PARAMETER	SYMBOL	TEST CONDITIONS	MAX	UNITS
Safe Operating Area	SOA	V <sub>DS</sub> = -80V, t = 10ms	0.68	A
Unclamped Inductive Switching	I <sub>AS</sub>	V <sub>GS(PEAK)</sub> = -15V, L = 0.1mH	7.5	A
Thermal Response	ΔV <sub>SD</sub>	$t_H = 10ms; V_H = -15V; I_H = 1A$	90	mV
Thermal Impedance	ΔV <sub>SD</sub>	t <sub>H</sub> = 500ms; V <sub>H</sub> = -15V; I <sub>H</sub> = 1A	230	mV

<sup>9.</sup> Test limits are identical pre and post burn-in.

# Rad Hard Data Packages - Intersil Power Transistors

#### **TXV** Equivalent

### 1. Rad Hard TXV Equivalent - Standard Data Package

- A. Certificate of Compliance
- B. Assembly Flow Chart
- C. Preconditioning
  D. Group A
  Attributes Data Sheet
  E. Group B
  Attributes Data Sheet
  F. Group C
  Attributes Data Sheet
  Attributes Data Sheet
  G. Group D
  Attributes Data Sheet

#### 2. Rad Hard TXV Equivalent - Optional Data Package

- A. Certificate of Compliance
- B. Assembly Flow Chart
- C. Preconditioning Attributes Data Sheet
  - Precondition Lot Traveler
  - Pre and Post Burn-In Read and Record

Data

- D. Group A Attributes Data Sheet
  - Group A Lot Traveler
- E. Group B Attributes Data Sheet
  - Group B Lot Traveler
  - Pre and Post Read and Record Data for Intermittent Operating Life (Subgroup B3)
    Bond Strength Data (Subgroup B3)
    Pre and Post High Temperature Operating Life Read and Record Data (Subgroup B6)
- F. Group C Attributes Data Sheet
  - Group C Lot Traveler
  - Pre and Post Read and Record Data for Intermittent Operating Life (Subgroup C6)
    Bond Strength Data (Subgroup C6)
- G. Group D Attributes Data Sheet
  - Group D Lot Traveler
  - Pre and Post RAD Read and Record Data

### Class S - Equivalents

### 1. Rad Hard "S" Equivalent - Standard Data Package

- A. Certificate of Compliance
- B. Serialization Records
- C. Assembly Flow Chart
- D. SEM Photos and Report

- E. Preconditioning Attributes Data Sheet
  - Hi-Rel Lot Traveler

HTRB - Hi Temp Gate Stress Post Reverse

Bias Data and Delta Data

HTRB - Hi Temp Drain Stress Post Reverse

Bias Delta Data


F. Group A
 G. Group B
 H. Group C
 I. Group D
 Attributes Data Sheet
 Attributes Data Sheet
 Attributes Data Sheet

#### 2. Rad Hard Max. "S" Equivalent - Optional Data Package

- A. Certificate of Compliance
- B. Serialization Records
- C. Assembly Flow Chart
- D. SEM Photos and Report
- E. Preconditioning Attributes Data Sheet
  - Hi-Rel Lot Traveler
  - HTRB Hi Temp Gate Stress Post Reverse Bias Data and Delta Data
     HTRB - Hi Temp Drain Stress Post
  - Reverse Bias Delta Data
     X-Ray and X-Ray Report
- F. Group A Attributes Data Sheet
  - Hi-Rel Lot Traveler
  - Subgroups A2, A3, A4, A5 and A7 Data
- G. Group B Attributes Data Sheet
  - Hi-Rel Lot Traveler
  - Subgroups B1, B3, B4, B5 and B6 Data
- H. Group C Attributes Data Sheet
  - Hi-Rel Lot Traveler
  - Subgroups C1, C2, C3 and C6 Data
- I. Group D Attributes Data Sheet
  - Hi-Rel Lot Traveler
  - Pre and Post Radiation Data

### TO-205AF

### 3 LEAD JEDEC TO-205AF HERMETIC METAL CAN PACKAGE



	INCHES		INCHES MILLIMETERS			
SYMBOL	MIN	MAX	MIN	MAX	NOTES	
Α	0.160	0.180	4.07	4.57	-	
Øb	0.016	0.021	0.41	0.53	2, 3	
ØD	0.350	0.370	8.89	9.39	-	
ØD <sub>1</sub>	0.315	0.335	8.01	8.50	-	
е	0.095	0.105	2.42	2.66	4	
e <sub>1</sub>	0.190	0.210	4.83	5.33	4	
e <sub>2</sub>	0.095	0.105	2.42	2.66	4	
h	0.010	0.020	0.26	0.50	-	
j	0.028	0.034	0.72	0.86	-	
k	0.029	0.045	0.74	1.14	-	
L	0.500	0.560	12.70	14.22	3	
Р	0.075	-	1.91	-	5	

#### NOTES:

- These dimensions are within allowable dimensions of Rev. E of JEDEC TO-205AF outline dated 11-82.
- 2. Lead dimension (without solder).
- 3. Solder coating may vary along lead length, add typically 0.002 inches (0.05mm) for solder coating.
- 4. Position of lead to be measured 0.100 inches (2.54mm) from bottom of seating plane.
- This zone controlled for automatic handling. The variation in actual diameter within this zone shall not exceed 0.010 inches (0.254mm).
- 6. Lead no. 3 butt welded to stem base.
- 7. Controlling dimension: Inch.
- 8. Revision 3 dated 6-94.

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com

## Sales Office Headquarters

**NORTH AMERICA** 

Intersil Corporation P. O. Box 883, Mail Stop 53-204 Melbourne, FL 32902

TEL: (407) 724-7000 FAX: (407) 724-7240 **EUROPE** 

Intersil SA Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium TEL: (32) 2.724.2111

FAX: (32) 2.724.2111

**ASIA** 

Intersil (Taiwan) Ltd. 7F-6, No. 101 Fu Hsing North Road Taipei, Taiwan Republic of China TEL: (886) 2 2716 9310

FAX: (886) 2 2716 9310