



# 128K x 24 Three Megabit 3.3V CMOS Static RAM

**IDT7MMV4101**

## Features

- ◆ High density 3 megabit 3.3V static RAM
- ◆ Low profile 119 lead, 14mm x 22mm BGA (Ball Grid Array)
- ◆ Fast RAM access times: 10,12,15ns
- ◆ Single 3.3V power supply
- ◆ Multiple Vcc & GND pins for maximum noise immunity
- ◆ Inputs/outputs directly LVTTTL compatible
- ◆ Commercial (0° C to +70° C) Industrial (-40° C to +85° C) temperature options
  - Commercial: 10/12/15 ns
  - Industrial: 12/15 ns

## Description

The IDT7MMV4101 is a three megabit static RAM constructed on an multilayer laminate substrate using three 3.3V, 128K x 8 (IDT71V124) static RAMS encapsulated in a Ball Grid Array (BGA).

The IDT7MMV4101 is packaged in a plastic BGA. The BGA configuration allows 119 leads to be placed on a package 14mm by 22mm. At a maximum of 3.5mm high, this low-profile surface mount package is ideal for ultra dense systems.


All inputs and outputs of the IDT7MMV4101 are LVTTTL compatible and operate from a single 3.3V supply. Full asynchronous circuitry requires no clocks or refresh for operation and provides equal access and cycle times for ease of use.

## Pin Names

I/O <sub>0</sub> - 23	Data Inputs/Outputs
A <sub>0</sub> - 16	Addresses
$\overline{CS}$	Chip Select
$\overline{WE}$	Write Enable
$\overline{OE}$	Output Enable
Vcc	Power
GND	Ground
NC	No Connect

4083 tbl 01

## Functional Block Diagram



4083 drw 01

## Pin Configuration

7	NC	NC	I/O0	I/O1	I/O2	I/O3	I/O4	I/O5	NC	I/O6	I/O7	I/O8	I/O9	I/O10	I/O11	NC	NC
6	A4	A8	NC	VCC	GND	VCC	GND	VCC	GND	VCC	GND	VCC	GND	VCC	NC	A12	A16
5	A3	A7	NC	GND	VCC	GND	VCC	GND	VCC	GND	VCC	GND	VCC	GND	NC	A11	A15
4	A2	$\overline{CS}$	NC	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	NC	$\overline{WE}$	$\overline{OE}$
3	A1	A6	NC	GND	VCC	GND	VCC	GND	VCC	GND	VCC	GND	VCC	GND	NC	A10	A14
2	A0	A5	NC	VCC	GND	VCC	GND	VCC	GND	VCC	GND	VCC	GND	VCC	NC	A9	A13
1	NC	NC	I/O12	I/O13	I/O14	I/O15	I/O16	I/O17	NC	I/O18	I/O19	I/O20	I/O21	I/O22	I/O23	NC	NC
	A	B	C	D	E	F	G	H	J	K	L	M	N	P	R	T	U

## Top View

4083 drw 02

**JANUARY 2003**

**Capacitance (TA = +25°C, f = 1.0MHz)**

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 3dV	20	pF
C <sub>IO</sub>	I/O Capacitance	V <sub>OUT</sub> = 3dV	10	pF

4083 tbl 02

## NOTE:

1. This parameter is guaranteed by design but not tested.

**Recommended DC Operating Conditions**

Symbol	Parameter	Min.	Typ.	Max.	Unit
V <sub>CC</sub> <sup>(1)</sup>	Supply Voltage	3.15	3.3	3.6	V
V <sub>CC</sub> <sup>(2)</sup>	Supply Voltage	3.0	3.3	3.6	V
GND	Ground	0	0	0	V
V <sub>IH</sub>	Input High Voltage	2.0	—	V <sub>CC</sub> + 0.3 <sup>(4)</sup>	V
V <sub>IL</sub>	Input Low Voltage	-0.3 <sup>(3)</sup>	—	0.8	V

4083 tbl 03

## NOTES:

1. For 7MMV4101S10BG only.
2. For all speed grades except 7MMV4101S10BG.
3. V<sub>IL</sub> (min) = -1.5V for pulse width less than 5ns, once per cycle.
4. V<sub>IH</sub> (max) = V<sub>CC</sub> + 1.5V for pulse width less than 5ns, once per cycle.

**Truth Table**

Mode	$\overline{CS}$	$\overline{OE}$	$\overline{WE}$	I/O	Power
Standby	H	X	X	High-Z	Standby
Read	L	L	H	DATA <sub>OUT</sub>	Active
Write	L	X	L	DATA <sub>IN</sub>	Active
Outputs Disabled	L	H	H	High-Z	Active

4083 tbl 04

**Absolute Maximum Ratings<sup>(1)</sup>**

Symbol	Rating	Commercial	Industrial	Unit
V <sub>CC</sub>	Supply Voltage Relative to GND	-0.5 to +4.6	-0.5 to +4.6	V
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.5 to V <sub>CC</sub> +0.5	-0.5 to V <sub>CC</sub> +0.5	V
T <sub>A</sub>	Operating Temperature	0 to +70	-40 to +85	°C
T <sub>BIAS</sub>	Temperature Under Bias	-10 to +85	-10 to +85	°C
T <sub>STG</sub>	Storage Temperature	-55 to +125	-55 to +125	°C
I <sub>OUT</sub>	DC Output Current	50	50	mA

4083 tbl 05

## NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**DC Electrical Characteristics (V<sub>CC</sub> = 3.3V ±10%)**

Symbol	Parameter	Test Condition	Min.	Max.	Unit
I <sub>LI</sub>	Input Leakage Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = GND to V <sub>CC</sub>	—	15	μA
I <sub>LO</sub>	Output Leakage Current	V <sub>CC</sub> = Max., $\overline{CS} \geq V_{IH}$ , V <sub>OUT</sub> = GND to V <sub>CC</sub> ,	—	5	μA
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 8mA, V <sub>CC</sub> = Min.	—	0.4	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -4mA, V <sub>CC</sub> = Min.	2.4	—	V

4083 tbl 06

Symbol	Parameter	Test Condition	-10 <sup>(1)</sup>	-12	-15	Unit
			Max.	Max.	Max.	
I <sub>CC</sub>	Dynamic Operating Current	V <sub>CC</sub> = Max., $\overline{CS} \leq V_{IL}$ , f = f <sub>MAX</sub> , Outputs Open	295	275	255	mA
I <sub>SB</sub>	Standby Power Supply Current	V <sub>CC</sub> = Max., $\overline{CS} \geq V_{IH}$ , f = f <sub>MAX</sub> , Outputs Open	95	85	85	mA
I <sub>SB1</sub>	Full Standby Power Supply Current	$\overline{CS} \geq V_{CC} - 0.2V$ , f = 0 V <sub>IN</sub> > V <sub>CC</sub> - 0.2V or < 0.2V	10	10	10	mA

4083 tbl 07

## NOTES:

1. Commercial temperature only, V<sub>CC</sub> = -5% to +10%.

## AC Test Conditions

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2

4083 tbl 08





Figure 1. Output Load



4083 drw 03

Figure 2. Output Load  
 (for tOLZ, tOHZ, tCHZ, tCLZ, tWHZ, tOW)  
 \* Includes scope and jig.

## AC Electrical Characteristics (2)

(V<sub>CC</sub> = 3.3V ±10%)


Symbol	Parameter	-10 <sup>(3)</sup>		-12		-15		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
<b>Read Cycle</b>								
t <sub>RC</sub>	Read Cycle Time	10	—	12	—	15	—	ns
t <sub>AA</sub>	Address Access Time	—	10	—	12	—	15	ns
t <sub>ACS</sub>	Chip Select Access Time	—	10	—	12	—	15	ns
t <sub>CLZ</sub> <sup>(1)</sup>	Chip Select to Output in Low-Z	3	—	3	—	3	—	ns
t <sub>OE</sub>	Output Enable to Output Valid	—	4	—	6	—	7	ns
t <sub>OLZ</sub> <sup>(1)</sup>	Output Enable to Output in Low-Z	0	—	0	—	0	—	ns
t <sub>CHZ</sub> <sup>(1)</sup>	Chip Deselect to Output in High-Z	—	5	—	6	—	7	ns
t <sub>OHZ</sub> <sup>(1)</sup>	Output Disable to Output in High-Z	—	5	—	6	—	7	ns
t <sub>OH</sub>	Output Hold from Address Change	3	—	3	—	3	—	ns
t <sub>PU</sub> <sup>(1)</sup>	Chip Select to Power-Up Time	0	—	0	—	0	—	ns
t <sub>PD</sub> <sup>(1)</sup>	Chip Deselect to Power-Down Time	—	10	—	12	—	15	ns
<b>Write Cycle</b>								
t <sub>WC</sub>	Write Cycle Time	10	—	12	—	15	—	ns
t <sub>CW</sub>	Chip Select to End-of-Write	8	—	10	—	12	—	ns
t <sub>AW</sub>	Address Valid to End-of-Write	8	—	10	—	12	—	ns
t <sub>AS</sub>	Address Set-up Time	0	—	0	—	0	—	ns
t <sub>WP</sub>	Write Pulse Width	8	—	10	—	12	—	ns
t <sub>WR</sub>	Write Recovery Time	0	—	0	—	0	—	ns
t <sub>WHZ</sub> <sup>(1)</sup>	Write Enable to Output in High-Z	—	5	—	5	—	5	ns
t <sub>DW</sub>	Data to Write Time Overlap	6	—	6	—	7	—	ns
t <sub>DH</sub>	Data Hold from Write Time	0	—	0	—	0	—	ns
t <sub>OW</sub> <sup>(1)</sup>	Output Active from End-of-Write	3	—	3	—	3	—	ns

4083 tbl 09

**NOTES:**


1. This parameter is guaranteed by design but not tested.
2. These specifications are for the individual 71V124 Static RAMs.
3. Commercial temperature only, V<sub>CC</sub> = -5% to +10%.

### Timing Waveform of Read Cycle No. 1<sup>(1)</sup>



4083 drw 04

### Timing Waveform of Read Cycle No. 2<sup>(1,2,4)</sup>




4083 drw 05


**NOTES:**

1.  $\overline{WE}$  is HIGH for Read Cycle.
2. Device is continuously selected,  $\overline{CS}$  is LOW.
3. Address must be valid prior to or coincident with the later of  $\overline{CS}$  transition LOW; otherwise  $t_{AA}$  is the limiting parameter.
4.  $\overline{OE}$  is LOW.
5. Transition is measured  $\pm 200\text{mV}$  from steady state.

### Timing Waveform of Write Cycle No. 1 ( $\overline{WE}$ Controlled Timing)<sup>(1,4,5)</sup>





### Timing Waveform of Write Cycle No. 2 ( $\overline{CS}$ Controlled Timing)<sup>(1, 4)</sup>



**NOTES:**

1. A write occurs during the overlap of a LOW  $\overline{CS}$  and a LOW  $\overline{WE}$ .
2.  $\overline{OE}$  is continuously HIGH. During a  $\overline{WE}$  controlled write cycle with  $\overline{OE}$  LOW,  $t_{WP}$  must be greater than or equal to  $t_{WHZ} + t_{OW}$  to allow the I/O drivers to turn off and data to be placed on the bus for the required  $t_{OW}$ . If  $\overline{OE}$  is HIGH during a  $\overline{WE}$  controlled write cycle, this requirement does not apply and the minimum write pulse is the specified  $t_{WP}$ .
3. During this period, I/O pins are in the output state, and input signals must not be applied.
4. If the  $\overline{CS}$  LOW transition occurs simultaneously with or after the  $\overline{WE}$  LOW transition, the outputs remain in a high impedance state.  $\overline{CS}$  must be active during the  $t_{CW}$  write period.
5. Transition is measured  $\pm 200mV$  from steady state.

### Package Dimensions




4083 drw 08

**NOTES:**

1. All dimensions are in mm.

### Ordering Information



4083 drw 09

## Datasheet History

09/18/00		Add datasheet history
	Pg. 2	Reduce ICC, ISB, and ISB1 to reflect K step die shrink
01/07/03		Changed datasheet from Preliminary to final release



**CORPORATE HEADQUARTERS**  
2975 Stender Way  
Santa Clara, CA 95054

**for SALES:**  
800-345-7015 or 408-727-6116  
fax:408-492-8674  
www.idt.com

**for Tech Support:**  
sramhelp@idt.com  
800 544-7726, x4033

The IDT logo is a registered trademark of Integrated Device Technology, Inc.