# 8-bit Proprietary Microcontroller

**CMOS** 

# F2MC-8L MB89628R/629R/P629

# MB89628R/629R/P629

### **■ DESCRIPTION**

The MB89628R/629R/P629 have been developed as a general-purpose version of the F<sup>2</sup>MC\*-8L family consisting of proprietary 8-bit, single-chip microcontrollers.

In addition to the F<sup>2</sup>MC-8L CPU core which can operate at low voltage but at high speed, the microcontrollers contain a variety of peripheral functions such as timers, serial interfaces, an A/D converter, and an external interrupt.

The MB89628R/629R/P629 are applicable to a wide range of applications from welfare to industrial equipment, including portable devices.

\*: F2MC stands for FUJITSU Flexible Microcontroller.

#### **■ FEATURES**

Large-size RAM

MB89P629: 4 Kbytes MB89628R: 3 Kbytes MB89629R: 3 Kbytes

High-speed processing at low voltage
 Minimum execution time: 0.4 μs/3.5 V, 0.8 μs/2.7 V


F<sup>2</sup>MC-8L family CPU core

Instruction set optimized for controllers

Multiplication and division instructions 16-bit arithmetic operations Test and branch instructions Bit manipulation instructions, etc.

(Continued)

### **■ PACKAGE**



### (Continued)

Four types of timers

8-bit PWM timer (also usable as a reload timer)

8-bit pulse width count timer (Continuous measurement capable, applicable to remote control, etc.)

16-bit timer/counter

20-bit time-base timer

• Two serial interfaces

Swichable the transfer direction allows communication with various equipment.

• 8-bit A/D converter

Sense mode function enabling comparison at 5  $\mu s$ 

Activation by an external input capable

• External interrupt: 4 channels

Four channels are independent and capable of wake-up from low-power consumption modes (with an edge detection function).

• Low-power consumption modes

Stop mode (Oscillation stops to reduce the current consumption.)

Sleep mode (The CPU stops to reduce the current consumption to approx. 1/3 of normal.)

## **■ PRODUCT LINEUP**

Part number Parameter	MB89628R	MB89629R	MB89P629	MB89PV620*1	
Classification			One-time PROM	Piggyback/evaluation	
	Mass produc (mask ROM	tion products // products)	product for evaluation and development	product for evaluation and development	
ROM size	24 K × 8 bits (internal mask ROM)	$32~\textrm{K} \times 8~\textrm{bits}$ (internal mask ROM)	32 K × 8 bits (internal PROM, programming with general-purpose EPROM programmer)	32 K × 8 bits (external ROM)	
RAM size	3072 ×	8 bits	4096 × 8 bits	1 K × 8 bits	
CPU functions	Number of instruction bit le Instruction leng Data bit length: Minimum execu Interrupt proces	ength: yth: ution time:	136 8 bits 1 to 3 bytes 1, 8, 16 bits 0.4 μs/10 MHz 3.6 μs/10 MHz		
Ports	Input ports:	I-ch open-drain): open-drain): CMOS):	5 (4 ports also serve as peripherals.) 8 (All also serve as peripherals.) 8 (4 ports also serve as peripherals.) 8 24 53		
8-bit PWM timer		pperation (toggled output c	apable, operating clock cycle	e: 0.4 µs to 3.3 ms)	
	8-bit re	solution PWM operation (c	conversion cycle: 102 μs to 8	39 ms)	
8-bit pulse width count timer	8-bit timer operation (overflow output capable, operating clock cycle: 0.4 to 12.8 8-bit reload timer operation (toggled output capable, operating clock cycle: 0.4 to 12.8				
	8-bit pulse width measurement operation (Continuous measurement "H" pulse width/pulse width/from ↑ to ↑/from ↓ to ↓ capable)				
16-bit timer/counter	16-bit timer operation (operating clock cycle: 0.4 μs) 16-bit event counter operation (Rising/falling/both edges selectability)				
8-bit serial I/O 1, 8-bit serial I/O 2	8-bits LSB first/MSB first transfer selectability One clock selectable from four transfer clocks (one external shift clock, three internal shift clocks: 0.8 μs, 3.2 μs, 12.8 μs)				
8-bit A/D converter	8-bit resolution × 8 channels A/D conversion mode (conversion time: 18 μs) Sense mode (conversion time: 5 μs) Continuous activation by an external activation or an internal timer capable Reference voltage input				
External interrupt	4 independent channels (edge selection, interrupt vector, source flag) Rising edge/falling edge selectability Used also for wake-up from stop/sleep mode. (Edge detection is also permitted in stop mode.				
Standby modes	Sleep mode, stop mode				
Process	CMOS				
Operating voltage*2	2.2 V to	o 6.0 V	2.7 V to 6.0 V		
EPROM for use				MBM27C256A-20	

<sup>\*1:</sup> The piggyback/evaluation product is applicable to the MB89620 series.

<sup>\*2:</sup> Varies with conditions such as the operating frequency. (See section "■ Electrical Characteristics.") In the case of the MB89PV620, the voltage varies with the restrictions of the EPROM for use.

### ■ PACKAGE AND CORRESPONDING PRODUCTS

Package	MB89628R MB89629R MB89P629	MB89PV620
DIP-64P-M01	0	×
FPT-64P-M06	0	×
MDP-64C-P02	×	0
MQP-64C-P01	×	0

○ : Available × : Not available

Note: For more information about each package, see section "■ Package Dimensions."

### **■ DIFFERENCES AMONG PRODUCTS**

### 1. Memory Size

Before evaluating using the piggyback product, verify its differences from the product that will actually be used. Take particular care on the following points:

• On the MB89P629, the program area starts from address 8007<sub>H</sub> but on the MB89PV620, MB89628R, and MB89629R starts from 8000<sub>H</sub>. (On the MB89P629, addresses 8000<sub>H</sub> to 8006<sub>H</sub> comprise the option setting area, option settings can be read by reading these addresses. On the MB89PV620, MB89628R, and MB89629R, addresses 8000<sub>H</sub> to 8006<sub>H</sub> could also be used as a program ROM. However, do not use these addresses in order to maintain compatibility of the MB89P629.)

### 2. Current Consumption

- In the case of the MB89PV620, add the current consumed by the EPROM which is connected to the top socket.
- When operated at low speed, the product with an OTPROM (one-time PROM) or an EPROM will consume more current than the product with a mask ROM.

However, the current consumption in sleep/stop modes is the same. (For more information, see section "Electrical Characteristics".)

### 3. Mask Options


Functions that can be selected as options and how to designate these options vary by the product.

Before using options check section "■ Mask Options."

Take particular care on the following points:

- A pull-up resistor cannot be set for P40 to P47 on the MB89P629.
- A pull-up resistor is not selected for P50 to P57 when the A/D converter is used.
- Options are fixed on the MB89PV620.

### **■ PIN ASSIGNMENT**



## **■ PIN DESCRIPTION**

Pin no.		Din name Circuit		Function		
SH-DIP*1	QFP*2	Pin name	type	Function		
30	23	X0	Α	Cystal oscillator pins		
31	24	X1				
28	21	MOD0	В	Operating mode selection pins		
29	22	MOD1		Connect directly to Vcc or Vss.		
27	20	RST	С	Reset I/O pin This pin is an N-ch open-drain output type with a pull-up resistor, and a hysteresis input type. "L" is output from this pin by an internal reset source. The internal circuit is initialized by the input of "L".		
56 to 49	49 to 42	P00 to P07	D	General-purpose I/O ports		
48 to 41	41 to 34	P10 to P17	D			
40, 39	33, 32	P20, P21	F	General-purpose output-only ports		
38, 37	31, 30	P22, P23	D			
36 to 33	29 to 26	P24 to P27	F			
58	51	P30/ADST/ CLKO	E	General-purpose I/O port Also serves as an A/D converter external activation and an oscillation monitor clock output. This port is a hysteresis input type.		
59	52	P31/SCK1	E	General-purpose I/O port Also serves as the clock I/O for the 8-bit serial I/O 1. This port is a hysteresis input type.		
60	53	P32/SO1	E	General-purpose I/O port Also serves as the data output for the 8-bit serial I/O 1. This port is a hysteresis input type.		
61	54	P33/SI1	E	General-purpose I/O port Also serves as the data input for the 8-bit serial I/O 1. This port is a hysteresis input type.		
62	55	P34/EC	E	General-purpose I/O port Also serves as the external clock input for the 16-bit timer/ counter. This port is a hysteresis input type.		
63	56	P35/PWC	E	General-purpose I/O port Also serves as the measured pulse input for the 8-bit pulse width count timer. This port is a hysteresis input type.		
1	58	P36/WTO	E	General-purpose I/O port Also serves as the toggle output for the 8-bit pulse width count timer. This port is a hysteresis input type.		

\*1: DIP-64P-M01

\*2: FPT-64P-M06

(Continued)

## (Continued)

Pin no.		Din name Circuit		Function	
SH-DIP*1	QFP*2	Pin name	type	Function	
2	59	P37/PTO	E	General-purpose I/O port Also serves as the toggle output for the 8-bit PWM timer. This port is a hysteresis input type.	
3 to 6	60 to 63	P40 to P43	G	N-ch open-drain I/O ports These ports are a hysteresis input type.	
7	64	P44/BZ	G	N-ch open-drain I/O port Also serves as a buzzer output. This port is a hysteresis input type.	
8	1	P45/SCK2	G	N-ch open-drain I/O port Also serves as the clock I/O for the 8-bit serial I/O 2. This port is a hysteresis input type.	
9	2	P46/SO2	G	N-ch open-drain I/O port Also serves as the data output for the 8-bit serial I/O 2. This port is a hysteresis input type.	
10	3	P47/SI2	G	N-ch open-drain I/O port Also serves as the data input for the 8-bit serial I/O 2. This port is a hysteresis input type.	
11 to 18	4 to 11	P50/AN0 to P57/AN7	Н	N-ch open-drain output-only port Also serves as the analog input for the A/D converter.	
22 to 25	15 to 18	P60/INT0 to P63/INT2	I	General-purpose input-only ports Also serve as an external interrupt input. These ports are a hysteresis input type.	
26	19	P64	I	General-purpose input-only port This port is a hysteresis input type.	
64	57	Vcc	_	Power supply pin	
32, 57	25, 50	Vss	_	Power supply (GND) pins	
19	12	AVcc	_	A/D converter power supply pin	
20	13	AVR	_	A/D converter reference voltage input pin	
21	14	AVss	_	A/D converter power supply (GND) pin. Use this pin at the same voltage as Vss.	

## ■ I/O CIRCUIT TYPE

Туре	Circuit	Remarks
A	X1 X0 X0 X1 X1 X1 X1 X1 X1 X1 X1 X1 X1 X1 X1 X1	<ul> <li>At an oscillation feedback resistor of approximately 1 MΩ/5.0 V</li> </ul>
В		
С	R P-ch	<ul> <li>At an output pull-up resistor (P-ch) of approximately 50 MΩ/5.0 V</li> <li>CMOS hysteresis input</li> </ul>
D	P-ch N-ch	<ul> <li>CMOS output</li> <li>CMOS input</li> <li>Pull-up resistor optional (except P22 and P23)</li> </ul>
E	P-ch N-ch	CMOS output     Hysteresis input  Pull-up resistor optional
F	N-ch	CMOS output

## (Continued)

Туре	Circuit	Remarks
G	P-ch P-ch	<ul> <li>N-ch open-drain output</li> <li>Hysteresis input</li> <li>Pull-up resistor optional (MB89628R and MB89629R only)</li> </ul>
Н	R P-ch N-ch Analog input	N-ch open-drain output     Analog input
I	T ₩R	Hysteresis input
		Pull-up resistor optional

### **■ HANDLING DEVICES**

### 1. Preventing Latchup

Latchup may occur on CMOS ICs if voltage higher than V<sub>CC</sub> or lower than V<sub>SS</sub> is applied to input and output pins other than medium- to high-voltage pins or if higher than the voltage which shows on "1. Absolute Maximum Ratings" in section "■ Electrical Characteristics" is applied between V<sub>CC</sub> and V<sub>SS</sub>.

When latchup occurs, power supply current increases rapidly and might thermally damage elements. When using, take great care not to exceed the absolute maximum ratings.

Also, take care to prevent the analog power supply (AVcc and AVR) and analog input from exceeding the digital power supply (Vcc) when the analog system power supply is turned on and off.

### 2. Treatment of Unused Input Pins

Leaving unused input pins open could cause malfunctions. They should be connected to a pull-up or pull-down resistor.

### 3. Treatment of Power Supply Pins on Microcontrollers with A/D and D/A Converters

Connect to be AVcc = DAVC = Vcc and AVss = AVR = Vss even if the A/D and D/A converters are not in use.

#### 4. Treatment of N.C. Pins

Be sure to leave (internally connected) N.C. pins open.

#### 5. Power Supply Voltage Fluctuations

Although Vcc power supply voltage is assured to operate within the rated range, a rapid fluctuation of the voltage could cause malfunctions, even if it occurs within the rated range. Stabilizing voltage supplied to the IC is therefore important. As stabilization guidelines, it is recommended to control power so that Vcc ripple fluctuations (P-P value) will be less than 10% of the standard Vcc value at the commercial frequency (50 to 60 Hz) and the transient fluctuation rate will be less than 0.1 V/ms at the time of a momentary fluctuation such as when power is switched.

### 6. Precautions when Using an External Clock

Even when an external clock is used, oscillation stabilization time is required for power-on reset (optional) and wake-up from stop mode.

### ■ PROGRAMMING TO THE EPROM ON THE MB89P629


The MB89P629 is an OTPROM version of the MB89628R and MB89629R.

#### 1. Features

- 16-Kbyte PROM on chip
- Options can be set using the EPROM programmer.
- Equivalency to the MBM27C256A in EPROM mode (when programmed with the EPROM programmer)

### 2. Memory Space

Memory space in EPROM mode, option area is diagrammed below.



## 3. Programming to the EPROM


In EPROM mode, the MB89P629 functions equivalent to the MBM27C256A. This allows the PROM to be programmed with a general-purpose EPROM programmer (the electronic signature mode cannot be used) by using the dedicated socket adapter.

### • Programming procedure

- (1) Set the EPROM programmer to the MBM27C256A.
- (2) Load program data into the EPROM programmer at 0000<sub>H</sub> to 7FFF<sub>H</sub> (note that addresses 8000<sub>H</sub> to FFFF<sub>H</sub> while operating as a single chip assign to 0000<sub>H</sub> to 7FFF<sub>H</sub> in EPROM mode. For information about each corresponding option, see "7. Setting OTPROM Options.")
- (3) Program to 0000H to 7FFFH with the EPROM programmer.

## 4. Recommended Screening Conditions

High-temperature aging is recommended as the pre-assembly screening procedure for a product with a blanked OTPROM microcomputer program.



## 5. Programming Yield

All bits cannot be programmed at Fujitsu shipping test to a blanked OTPROM microcomputer, due to its nature. For this reason, a programming yield of 100% cannot be assured at all times.

### 6. EPROM Programmer Socket Adapter

Package	Compatible socket adapter
DIP-64P-M01	ROM-64SD-28DP-8L
FPT-64P-M06	ROM-64QF-28DP-8L

Inquiry: Sun Hayato Co., Ltd.: TEL 81-3-3802-5760

## 7. Setting OTPROM Options

The programming procedure is the same as that for the PROM. Options can be set by programming values at the addresses shown on the memory map. The relationship between bits and options is shown on the following bit map:

### • OTPROM option bit map

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
8000н (0000н)	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Oscillation stabilization time 1: Crystal 0: Ceramic	Reset pin output 1: Yes 2: No	Power-on reset 1: Yes 0: No	Vacancy Readable and writable	Vacancy Readable and writable
8001н (0001н)	P07 Pull-up 1: No 0: Yes	P06 Pull-up 1: No 0: Yes	P05 Pull-up 1: No 0: Yes	P04 Pull-up 1: No 0: Yes	P03 Pull-up 1: No 0: Yes	P02 Pull-up 1: No 0: Yes	P01 Pull-up 1: No 0: Yes	P00 Pull-up 1: No 0: Yes
8002н (0002н)	P17 Pull-up 1: No 0: Yes	P16 Pull-up 1: No 0: Yes	P15 Pull-up 1: No 0: Yes	P14 Pull-up 1: No 0: Yes	P13 Pull-up 1: No 0: Yes	P12 Pull-up 1: No 0: Yes	P11 Pull-up 1: No 0: Yes	P10 Pull-up 1: No 0: Yes
8003н (0003н)	P37 Pull-up 1: No 0: Yes	P36 Pull-up 1: No 0: Yes	P35 Pull-up 1: No 0: Yes	P34 Pull-up 1: No 0: Yes	P33 Pull-up 1: No 0: Yes	P32 Pull-up 1: No 0: Yes	P31 Pull-up 1: No 0: Yes	P30 Pull-up 1: No 0: Yes
8004н (0004н)	P57 Pull-up 1: No 0: Yes	P56 Pull-up 1: No 0: Yes	P55 Pull-up 1: No 0: Yes	P54 Pull-up 1: No 0: Yes	P53 Pull-up 1: No 0: Yes	P52 Pull-up 1: No 0: Yes	P51 Pull-up 1: No 0: Yes	P50 Pull-up 1: No 0: Yes
8005н (0005н)	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	P64 Pull-up 1: No 0: Yes	P63 Pull-up 1: No 0: Yes	P62 Pull-up 1: No 0: Yes	P61 Pull-up 1: No 0: Yes	P60 Pull-up 1: No 0: Yes
8006н (0006н)	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Reserved bit Readable and writable			

Notes: • Set each bit to 1 to erase.

• Do not write 0 to the vacant bit.

The read value of the vacant bit is 1, unless 0 is written to it.

• Always write 0 to the reserved bit.

### ■ PROGRAMMING TO THE EPROM WITH PIGGYBACK/EVALUATION DEVICE

### 1. EPROM for Use

MBM27C256A-20TV, MBM27C256A-20CZ

### 2. Programming Socket Adapter


To program to the PROM using an EPROM programmer, use the socket adapter (manufacturer: Sun Hayato Co., Ltd.) listed below.

Package	Adapter socket part number
LCC-32 (Rectangle)	ROM-32LC-28DP-YG

Inquiry: Sun Hayato Co., Ltd.: TEL 81-3-3802-5760

### 3. Memory Space


Memory space in 32-Kbyte PROM on the EPROM programmer is diagrammed below.



## 4. Programming to the EPROM

- (1) Set the EPROM programmer to the MBM27C256A.
- (2) Load program data into the EPROM programmer at 0007<sub>H</sub> to 7FFF<sub>H</sub>.
- (3) Program to 0000H to 7FFFH with the EPROM programmer.


### **■ BLOCK DIAGRAM**



### **■ CPU CORE**

## 1. Memory Space

The microcontrollers of the MB89628R/629R/P629 offer a memory space of 64 Kbytes for storing all of I/O, data, and program areas. The I/O area is located at the lowest address. The data area is provided immediately above the I/O area. The data area can be divided into register, stack, and direct areas according to the application. The program area is located at exactly the opposite end, that is, near the highest address. Provide the tables of interrupt reset vectors and vector call instructions toward the highest address within the program area. The memory space of the MB89628R/629R/P629 is structured as illustrated below.



- \*1: The internal RAM of the MB89PV620 is 1 Kbyte. The RAM of a development tool can be substituted for that RAM when the tool is connected. If the MB89PV620 is used as a piggyback product, however, it runs out of RAM. Note, in addition, that some tools such as the MB2140 series cannot be used due to mapping restrictions.
- \*2: Since addresses 8000н to 8006н for the MB89P629 comprise an option area, do not use this area for the MB89PV620, MB89628R, and MB89629R.

### 3. Registers

The F<sup>2</sup>MC-8L family has two types of registers; dedicated registers in the CPU and general-purpose registers in the memory. The following dedicated registers are provided:

Program counter (PC): A 16-bit register for indicating instruction storage positions

Accumulator (A): A 16-bit temporary register for storing arithmetic operations, etc. When the

instruction is an 8-bit data processing instruction, the lower byte is used.

Temporary accumulator (T): A 16-bit register which performs arithmetic operations with the accumulator


When the instruction is an 8-bit data processing instruction, the lower byte is used.

Index register (IX): A 16-bit register for index modification


Extra pointer (EP): A 16-bit pointer for indicating a memory address

Stack pointer (SP): A 16-bit register for indicating a stack area


Program status (PS): A 16-bit register for storing a register pointer, a condition code



The PS can further be divided into higher 8 bits for use as a register bank pointer (RP) and the lower 8 bits for use as a condition code register (CCR). (See the diagram below.)



The RP indicates the address of the register bank currently in use. The relationship between the pointer contents and the actual address is based on the conversion rule illustrated below.



The CCR consists of bits indicating the results of arithmetic operations and the contents of transfer data and bits for control of CPU operations at the time of an interrupt.

H-flag: Set when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation. Cleared otherwise. This flag is for decimal adjustment instructions.

I-flag: Interrupt is allowed when this flag is set to 1. Interrupt is prohibited when the flag is set to 0. Set to 0 when reset.

IL1, 0: Indicates the level of the interrupt currently allowed. Processes an interrupt only if its request level is higher than the value indicated by this bit.

IL1	IL0	Interrupt level	High-low
0	0	1	High
0	1	<b>I</b>	<b>†</b>
1	0	2	
1	1	3	Low = no interrupt

N-flag: Set if the MSB is set to 1 as the result of an arithmetic operation. Cleared when the bit is set to 0.

Z-flag: Set when an arithmetic operation results in 0. Cleared otherwise.


V-flag: Set if the complement on 2 overflows as a result of an arithmetic operation. Reset if the overflow does not occur.

C-flag: Set when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared otherwise. Set to the shift-out value in the case of a shift instruction.

The following general-purpose registers are provided:

General-purpose registers: An 8-bit register for storing data

The general-purpose registers are 8 bits and located in the register banks of the memory. One bank contains eight registers and up to a total of 32 banks can be used on the MB89628R and MB89629R. The bank currently in use is indicated by the register bank pointer (RP).



## ■ I/O MAP

00H         (R/W)         PDR0         Port 0 data register           01H         (W)         DDR0         Port 0 data direction register           02H         (R/W)         PDR1         Port 1 data edirection register           03H         (W)         DDR1         Port 1 data direction register           04H         (R/W)         PDR2         Port 2 data register           05H         (R/W)         BCTR         External bus pin control register           06H         Vacancy           07H         Vacancy           08H         (R/W)         STBC         Standby control register           09H         (R/W)         WDTC         Watchdog timer control register           08H         (R/W)         TBTC         Time-base timer control register           0BH         Vacancy         Vacancy           0CH         (R/W)         DDR3         Port 3 data register           0DH         (W)         DDR3         Port 3 data ergister           0FH         (R/W)         BZCR         Buzzer register           0FH         (R/W)         BZCR         Buzzer register           1DH         (R/W)         PDR5         Port 5 data register           1DH         (R/W)	Address	Read/write	Register name	Register description
02H         (R/W)         PDR1         Port 1 data register           03H         (W)         DDR1         Port 1 data direction register           04H         (R/W)         PDR2         Port 2 data register           05H         (R/W)         BCTR         External bus pin control register           06H         Vacancy           07H         Vacancy           08H         (R/W)         STBC         Standby control register           09H         (R/W)         WDTC         Watchdog timer control register           08H         (R/W)         WDTC         Watchdog timer control register           0BH         Vacancy         Vacancy           0CH         (R/W)         DTS3         Port 3 data register           0DH         (W)         DDR3         Port 3 data register           0FH         (R/W)         PDR4         Port 4 data register           0FH         (R/W)         BZCR         Buzzer register           1DH         (R/W)         PDR5         Port 5 data register           1DH         (R/W)         PDR6         Port 6 data register           12H         (R/W)         PDR6         Port 6 data register           12H         (R/W)         <	00н	(R/W)	PDR0	Port 0 data register
03H         (W)         DDR1         Port 1 data direction register           04H         (R/W)         PDR2         Port 2 data register           05H         (R/W)         BCTR         External bus pin control register           06H         Vacancy           07H         Vacancy           08H         (R/W)         STBC         Standby control register           09H         (R/W)         WDTC         Watchdog timer control register           0AH         (R/W)         TBTC         Time-base timer control register           0BH         Vacancy           0CH         (R/W)         PDR3         Port 3 data register           0DH         (W)         DDR3         Port 3 data direction register           0EH         (R/W)         PDR4         Port 4 data register           0FH         (R/W)         BZCR         Buzzer register           1DH         (R/W)         PDR5         Port 5 data register           1DH         (R/W)         PDR6         Port 6 data register           11H         (R)         PDR6         Port 6 data register           12H         (R/W)         CNTR         PWM comtrol register           13H         (W)         COMR	01н	(W)	DDR0	Port 0 data direction register
04H         (R/W)         PDR2         Port 2 data register           05H         (R/W)         BCTR         External bus pin control register           06H         Vacancy           07H         Vacancy           08H         (R/W)         STBC         Standby control register           09H         (R/W)         WDTC         Watchdog timer control register           0AH         (R/W)         TBTC         Time-base timer control register           0BH         Vacancy           0CH         (R/W)         PDR3         Port 3 data direction register           0DH         (W)         DDR3         Port 3 data direction register           0EH         (R/W)         PDR4         Port 4 data register           0FH         (R/W)         BZCR         Buzzer register           10H         (R/W)         PDR5         Port 5 data register           11H         (R)         PDR6         Port 6 data register           11H         (R)         PDR6         Port 6 data register           12H         (R/W)         CNTR         PWM control register           13H         (W)         COMR         PWM control register           14H         (R/W)         PCR2	02н	(R/W)	PDR1	Port 1 data register
05H         (R/W)         BCTR         External bus pin control register           06H         Vacancy           07H         Vacancy           08H         (R/W)         STBC         Standby control register           09H         (R/W)         WDTC         Watchdog timer control register           0AH         (R/W)         TBTC         Time-base timer control register           0BH         Vacancy           0CH         (R/W)         PDR3         Port 3 data direction register           0DH         (W)         DDR3         Port 3 data direction register           0EH         (R/W)         PDR4         Port 4 data register           0FH         (R/W)         BZCR         Buzzer register           0FH         (R/W)         BZCR         Buzzer register           10H         (R/W)         PDR5         Port 5 data register           11H         (R)         PDR6         Port 6 data register           12H         (R/W)         CNTR         PWM control register           13H         (W)         COMR         PWM control register           14H         (R/W)         PCR1         PWC pulse width control register 1           15H         (R/W)         RLBR	03н	(W)	DDR1	Port 1 data direction register
06H         Vacancy           07H         Vacancy           08H         (R/W)         STBC         Standby control register           09H         (R/W)         WDTC         Watchdog timer control register           0AH         (R/W)         TBTC         Time-base timer control register           0BH         Vacancy           0CH         (R/W)         PDR3         Port 3 data register           0DH         (W)         DDR3         Port 3 data direction register           0EH         (R/W)         PDR4         Port 4 data register           0FH         (R/W)         BZCR         Buzzer register           10H         (R/W)         PDR5         Port 5 data register           11H         (R)         PDR6         Port 6 data register           12H         (R/W)         CNTR         PWM control register           13H         (W)         COMR         PWM compare register           14H         (R/W)         PCR1         PWC pulse width control register 1           15H         (R/W)         PCR2         PWC pulse width control register 2           16H         (R/W)         RLBR         PWC reload buffer register           17H         Vacancy	04н	(R/W)	PDR2	Port 2 data register
07H         Vacancy           08H         (R/W)         STBC         Standby control register           09H         (R/W)         WDTC         Watchdog timer control register           0AH         (R/W)         TBTC         Time-base timer control register           0BH         Vacancy           0CH         (R/W)         PDR3         Port 3 data register           0DH         (W)         DDR3         Port 3 data register           0EH         (R/W)         PDR4         Port 4 data register           0FH         (R/W)         BZCR         Buzzer register           10H         (R/W)         PDR5         Port 5 data register           11H         (R)         PDR6         Port 6 data register           12H         (R/W)         CNTR         PWM control register           13H         (W)         COMR         PWM compare register           13H         (W)         COMR         PWM compare register           14H         (R/W)         PCR1         PWC pulse width control register 1           15H         (R/W)         PCR2         PWC pulse width control register 2           16H         (R/W)         RLBR         PWC reload buffer register	05н	(R/W)	BCTR	External bus pin control register
08H         (R/W)         STBC         Standby control register           09H         (R/W)         WDTC         Watchdog timer control register           0AH         (R/W)         TBTC         Time-base timer control register           0BH         Vacancy           0CH         (R/W)         PDR3         Port 3 data register           0DH         (W)         DDR3         Port 3 data register           0EH         (R/W)         PDR4         Port 4 data register           0FH         (R/W)         BZCR         Buzzer register           10H         (R/W)         PDR5         Port 5 data register           11H         (R)         PDR6         Port 6 data register           12H         (R/W)         CNTR         PWM control register           12H         (R/W)         COMR         PWM compare register           13H         (W)         COMR         PWC pulse width control register 1           14H         (R/W)         PCR1         PWC pulse width control register 2           15H         (R/W)         RLBR         PWC reload buffer register           17H         Vacancy           18H         (R/W)         TMCR         16-bit timer count register (H)	06н			Vacancy
09H         (R/W)         WDTC         Watchdog timer control register           0AH         (R/W)         TBTC         Time-base timer control register           0BH         Vacancy           0CH         (R/W)         PDR3         Port 3 data register           0DH         (W)         DDR3         Port 3 data direction register           0EH         (R/W)         PDR4         Port 4 data register           0FH         (R/W)         BZCR         Buzzer register           10H         (R/W)         PDR5         Port 5 data register           11H         (R)         PDR6         Port 6 data register           12H         (R/W)         CNTR         PWM control register           12H         (R/W)         COMR         PWM control register           13H         (W)         COMR         PWC pulse width control register 1           14H         (R/W)         PCR2         PWC pulse width control register 2           16H         (R/W)         RLBR         PWC reload buffer register           17H         Vacancy           18H         (R/W)         TMCR         16-bit timer control register           19H         (R/W)         TCHR         16-bit timer count register (H)	07н			Vacancy
OAH         (R/W)         TBTC         Time-base timer control register           OBH         Vacancy           OCH         (R/W)         PDR3         Port 3 data register           ODH         (W)         DDR3         Port 3 data direction register           OEH         (R/W)         PDR4         Port 4 data register           OFH         (R/W)         BZCR         Buzzer register           10H         (R/W)         PDR5         Port 5 data register           11H         (R)         PDR6         Port 6 data register           12H         (R/W)         CNTR         PWM control register           13H         (W)         COMR         PWM compare register           14H         (R/W)         PCR1         PWC pulse width control register 1           15H         (R/W)         PCR2         PWC pulse width control register 2           16H         (R/W)         RLBR         PWC reload buffer register           17H         Vacancy           18H         (R/W)         TMCR         16-bit timer control register           19H         (R/W)         TCHR         16-bit timer count register (H)           1AH         (R/W)         TCLR         16-bit timer count register (L)	08н	(R/W)	STBC	Standby control register
OBH         Vacancy           OCH         (R/W)         PDR3         Port 3 data register           ODH         (W)         DDR3         Port 3 data direction register           OEH         (R/W)         PDR4         Port 4 data register           OFH         (R/W)         BZCR         Buzzer register           10H         (R/W)         PDR5         Port 5 data register           11H         (R)         PDR6         Port 6 data register           12H         (R/W)         CNTR         PWM control register           13H         (W)         COMR         PWM compare register           14H         (R/W)         PCR1         PWC pulse width control register 1           15H         (R/W)         PCR2         PWC pulse width control register 2           16H         (R/W)         RLBR         PWC reload buffer register           17H         Vacancy           18H         (R/W)         TMCR         16-bit timer control register           19H         (R/W)         TCHR         16-bit timer count register (H)           1AH         (R/W)         TCLR         16-bit timer count register (L)           1BH         Vacancy           1CH         (R/W) <t< td=""><td>09н</td><td>(R/W)</td><td>WDTC</td><td>Watchdog timer control register</td></t<>	09н	(R/W)	WDTC	Watchdog timer control register
OCH (R/W) PDR3 Port 3 data register  ODH (W) DDR3 Port 3 data direction register  OEH (R/W) PDR4 Port 4 data register  OFH (R/W) BZCR Buzzer register  10H (R/W) PDR5 Port 5 data register  11H (R) PDR6 Port 6 data register  12H (R/W) CNTR PWM control register  13H (W) COMR PWM compare register  14H (R/W) PCR1 PWC pulse width control register 1  15H (R/W) PCR2 PWC pulse width control register 2  16H (R/W) RLBR PWC reload buffer register  17H Vacancy  18H (R/W) TCHR 16-bit timer count register (H)  1AH (R/W) TCLR 16-bit timer count register (L)  1BH Vacancy  1CH (R/W) SMR1 Serial I/O 1 mode register  1DH (R/W) SDR1 Serial I/O 1 data register	0Ан	(R/W)	TBTC	Time-base timer control register
ОDн         (W)         DDR3         Port 3 data direction register           ОЕн         (R/W)         PDR4         Port 4 data register           ОГн         (R/W)         BZCR         Buzzer register           10н         (R/W)         PDR5         Port 5 data register           11н         (R)         PDR6         Port 6 data register           12н         (R/W)         CNTR         PWM control register           13н         (W)         COMR         PWM compare register           14н         (R/W)         PCR1         PWC pulse width control register 1           15н         (R/W)         PCR2         PWC pulse width control register 2           16н         (R/W)         RLBR         PWC reload buffer register           17н         Vacancy           18н         (R/W)         TMCR         16-bit timer control register           19н         (R/W)         TCHR         16-bit timer count register (H)           1Aн         (R/W)         TCLR         16-bit timer count register (L)           1Bн         Vacancy           1Ch         (R/W)         SMR1         Serial I/O 1 mode register           1Dн         (R/W)         SMR2         Serial I/O 2 mode register	0Вн			Vacancy
OEH         (R/W)         PDR4         Port 4 data register           OFH         (R/W)         BZCR         Buzzer register           10H         (R/W)         PDR5         Port 5 data register           11H         (R)         PDR6         Port 6 data register           12H         (R/W)         CNTR         PWM control register           13H         (W)         COMR         PWM compare register           14H         (R/W)         PCR1         PWC pulse width control register 1           15H         (R/W)         PCR2         PWC pulse width control register 2           16H         (R/W)         RLBR         PWC reload buffer register           17H         Vacancy           18H         (R/W)         TMCR         16-bit timer control register (H)           1AH         (R/W)         TCHR         16-bit timer count register (H)           1AH         (R/W)         TCLR         16-bit timer count register (L)           1BH         Vacancy           1CH         (R/W)         SMR1         Serial I/O 1 mode register           1DH         (R/W)         SMR1         Serial I/O 2 mode register	0Сн	(R/W)	PDR3	Port 3 data register
OFH         (R/W)         BZCR         Buzzer register           10H         (R/W)         PDR5         Port 5 data register           11H         (R)         PDR6         Port 6 data register           12H         (R/W)         CNTR         PWM control register           13H         (W)         COMR         PWM compare register           14H         (R/W)         PCR1         PWC pulse width control register 1           15H         (R/W)         PCR2         PWC pulse width control register 2           16H         (R/W)         RLBR         PWC reload buffer register           17H         Vacancy           18H         (R/W)         TMCR         16-bit timer control register           19H         (R/W)         TCHR         16-bit timer count register (H)           1AH         (R/W)         TCLR         16-bit timer count register (L)           1BH         Vacancy           1CH         (R/W)         SMR1         Serial I/O 1 mode register           1DH         (R/W)         SDR1         Serial I/O 2 mode register	0Dн	(W)	DDR3	Port 3 data direction register
10H (R/W) PDR5 Port 5 data register  11H (R) PDR6 Port 6 data register  12H (R/W) CNTR PWM control register  13H (W) COMR PWM compare register  14H (R/W) PCR1 PWC pulse width control register 1  15H (R/W) PCR2 PWC pulse width control register 2  16H (R/W) RLBR PWC reload buffer register  17H Vacancy  18H (R/W) TMCR 16-bit timer control register (H)  19H (R/W) TCHR 16-bit timer count register (H)  1AH (R/W) TCLR 16-bit timer count register (L)  1BH Vacancy  1CH (R/W) SMR1 Serial I/O 1 mode register  1DH (R/W) SDR1 Serial I/O 1 data register	0Ен	(R/W)	PDR4	Port 4 data register
11H         (R)         PDR6         Port 6 data register           12H         (R/W)         CNTR         PWM control register           13H         (W)         COMR         PWM compare register           14H         (R/W)         PCR1         PWC pulse width control register 1           15H         (R/W)         PCR2         PWC pulse width control register 2           16H         (R/W)         RLBR         PWC reload buffer register           17H         Vacancy           18H         (R/W)         TMCR         16-bit timer control register           19H         (R/W)         TCHR         16-bit timer count register (H)           1AH         (R/W)         TCLR         16-bit timer count register (L)           1BH         Vacancy           1CH         (R/W)         SMR1         Serial I/O 1 mode register           1DH         (R/W)         SDR1         Serial I/O 1 data register           1EH         (R/W)         SMR2         Serial I/O 2 mode register	0Fн	(R/W)	BZCR	Buzzer register
12H (R/W) CNTR PWM control register  13H (W) COMR PWM compare register  14H (R/W) PCR1 PWC pulse width control register 1  15H (R/W) PCR2 PWC pulse width control register 2  16H (R/W) RLBR PWC reload buffer register  17H Vacancy  18H (R/W) TMCR 16-bit timer control register  19H (R/W) TCHR 16-bit timer count register (H)  1AH (R/W) TCLR 16-bit timer count register (L)  1BH Vacancy  1CH (R/W) SMR1 Serial I/O 1 mode register  1DH (R/W) SDR1 Serial I/O 1 data register  1EH (R/W) SMR2 Serial I/O 2 mode register	10н	(R/W)	PDR5	Port 5 data register
13H (W) COMR PWM compare register  14H (R/W) PCR1 PWC pulse width control register 1  15H (R/W) PCR2 PWC pulse width control register 2  16H (R/W) RLBR PWC reload buffer register  17H Vacancy  18H (R/W) TMCR 16-bit timer control register  19H (R/W) TCHR 16-bit timer count register (H)  1AH (R/W) TCLR 16-bit timer count register (L)  1BH Vacancy  1CH (R/W) SMR1 Serial I/O 1 mode register  1DH (R/W) SDR1 Serial I/O 1 data register  1EH (R/W) SMR2 Serial I/O 2 mode register	11н	(R)	PDR6	Port 6 data register
14H (R/W) PCR1 PWC pulse width control register 1 15H (R/W) PCR2 PWC pulse width control register 2 16H (R/W) RLBR PWC reload buffer register 17H Vacancy 18H (R/W) TMCR 16-bit timer control register 19H (R/W) TCHR 16-bit timer count register (H) 1AH (R/W) TCLR 16-bit timer count register (L) 1BH Vacancy 1CH (R/W) SMR1 Serial I/O 1 mode register 1DH (R/W) SDR1 Serial I/O 1 data register 1EH (R/W) SMR2 Serial I/O 2 mode register	12н	(R/W)	CNTR	PWM control register
15H (R/W) PCR2 PWC pulse width control register 2  16H (R/W) RLBR PWC reload buffer register  17H Vacancy  18H (R/W) TMCR 16-bit timer control register  19H (R/W) TCHR 16-bit timer count register (H)  1AH (R/W) TCLR 16-bit timer count register (L)  1BH Vacancy  1CH (R/W) SMR1 Serial I/O 1 mode register  1DH (R/W) SDR1 Serial I/O 1 data register  1EH (R/W) SMR2 Serial I/O 2 mode register	13н	(W)	COMR	PWM compare register
16H (R/W) RLBR PWC reload buffer register  17H Vacancy  18H (R/W) TMCR 16-bit timer control register  19H (R/W) TCHR 16-bit timer count register (H)  1AH (R/W) TCLR 16-bit timer count register (L)  1BH Vacancy  1CH (R/W) SMR1 Serial I/O 1 mode register  1DH (R/W) SDR1 Serial I/O 1 data register  1EH (R/W) SMR2 Serial I/O 2 mode register	14н	(R/W)	PCR1	PWC pulse width control register 1
17H Vacancy  18H (R/W) TMCR 16-bit timer control register  19H (R/W) TCHR 16-bit timer count register (H)  1AH (R/W) TCLR 16-bit timer count register (L)  Vacancy  1CH (R/W) SMR1 Serial I/O 1 mode register  1DH (R/W) SDR1 Serial I/O 1 data register  1EH (R/W) SMR2 Serial I/O 2 mode register	15н	(R/W)	PCR2	PWC pulse width control register 2
18H         (R/W)         TMCR         16-bit timer control register           19H         (R/W)         TCHR         16-bit timer count register (H)           1AH         (R/W)         TCLR         16-bit timer count register (L)           1BH         Vacancy           1CH         (R/W)         SMR1         Serial I/O 1 mode register           1DH         (R/W)         SDR1         Serial I/O 1 data register           1EH         (R/W)         SMR2         Serial I/O 2 mode register	16н	(R/W)	RLBR	PWC reload buffer register
19H         (R/W)         TCHR         16-bit timer count register (H)           1AH         (R/W)         TCLR         16-bit timer count register (L)           1BH         Vacancy           1CH         (R/W)         SMR1         Serial I/O 1 mode register           1DH         (R/W)         SDR1         Serial I/O 1 data register           1EH         (R/W)         SMR2         Serial I/O 2 mode register	17н			Vacancy
1AH         (R/W)         TCLR         16-bit timer count register (L)           1BH         Vacancy           1CH         (R/W)         SMR1         Serial I/O 1 mode register           1DH         (R/W)         SDR1         Serial I/O 1 data register           1EH         (R/W)         SMR2         Serial I/O 2 mode register	18н	(R/W)	TMCR	16-bit timer control register
1BH         Vacancy           1CH         (R/W)         SMR1         Serial I/O 1 mode register           1DH         (R/W)         SDR1         Serial I/O 1 data register           1EH         (R/W)         SMR2         Serial I/O 2 mode register	19н	(R/W)	TCHR	16-bit timer count register (H)
1CH         (R/W)         SMR1         Serial I/O 1 mode register           1DH         (R/W)         SDR1         Serial I/O 1 data register           1EH         (R/W)         SMR2         Serial I/O 2 mode register	1Ан	(R/W)	TCLR	16-bit timer count register (L)
1DH (R/W) SDR1 Serial I/O 1 data register  1EH (R/W) SMR2 Serial I/O 2 mode register	1Вн		1	Vacancy
1E <sub>H</sub> (R/W) SMR2 Serial I/O 2 mode register	1Сн	(R/W)	SMR1	Serial I/O 1 mode register
, ,	1Dн	(R/W)	SDR1	Serial I/O 1 data register
1F <sub>H</sub> (R/W) SDR2 Serial I/O 2 data register	1Ен	(R/W)	SMR2	Serial I/O 2 mode register
	<b>1</b> Fн	(R/W)	SDR2	Serial I/O 2 data register

(Continued)

# (Continued)

Address	Read/write	Register name	Register description
20н	(R/W)	ADC1	A/D converter control register 1
21н	(R/W)	ADC2	A/D converter control register 2
22н	(R/W)	ADCD	A/D converter data register
23н			Vacancy
24н	(R/W)	EIC1	External interrupt control register 1
25н	(R/W)	EIC2	External interrupt control register 2
26н	(R/W)	CLKE	Clock output control register
27н to 7Вн			Vacancy
7Сн	(W)	ILR1	Interrupt level setting register 1
7Dн	(W)	ILR2	Interrupt level setting register 2
7Ен	(W)	ILR3	Interrupt level setting register 3
7F <sub>H</sub>			Vacancy

Note: Do not use vacancies.

## **■ ELECTRICAL CHARACTERISTICS**

## 1. Absolute Maximum Ratings

(AVss = Vss = 0.0 V)

Davamatav	Cumbal	Va	lue	Unit	Damarka
Parameter	Symbol	Min.	Max.	Unit	Remarks
Power supply voltage	Vcc AVcc	Vss - 0.3	Vss + 7.0	V	*1
A/D converter reference input voltage	AVR	Vss - 0.3	Vss + 7.0	V	AVR must not exceed AVcc + 0.3 V.
Input voltage	Vı	Vss-0.3	Vcc + 0.3	V	Except P40 to P47*2
input voltage	V <sub>I2</sub>	Vss-0.3	Vss + 7.0	V	P40 to P47
Output voltogo	Vo	Vss-0.3	Vcc + 0.3	V	Except P40 to P47*2
Output voltage	V <sub>O2</sub>	Vss-0.3	Vss + 7.0	V	P40 to P47
"L" level maximum output current	loL		20	mA	
"L" level average output current	lolav		4	mA	Average value (operating current × operating rate)
"L" level total maximum output current	Σlol		100	mA	
"L" level total average output current	$\Sigma$ lolav		40	mA	Average value (operating current × operating rate)
"H" level maximum output current	Іон		-20	mA	
"H" level average output current	Іонач	_	-4	mA	Average value (operating current × operating rate)
"H" level total maximum output current	ΣІон		-50	mA	
"H" level total average output current	$\Sigma$ lohav		-20	mA	Average value (operating current × operating rate)
Power consumption	PD	_	300	mW	
Operating temperature	TA	-40	+85	°C	
Storage temperature	Tstg	-55	+150	°C	

<sup>\*1:</sup> Use AVcc and Vcc set at the same voltage.

Take care so that AVcc does not exceed Vcc, such as when power is turned on.

Precautions: Permanent device damage may occur if the above "Absolute Maximum Ratings" are exceeded.

Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

<sup>\*2:</sup> V<sub>I</sub> and V<sub>O</sub> must not exceed V<sub>CC</sub> + 0.3 V.

## 2. Recommended Operating Conditions

(AVss = Vss = 0.0 V)

Parameter	Symbol	Va	lue	Unit	Remarks
Parameter	Symbol	Min.	Max.	Offic	Remarks
		2.2*	6.0*	V	Normal operation assurance range* (MB89628R/629R)
Power supply voltage	Vcc AVcc	2.7*	6.0*	V	Normal operation assurance range* (MB89P629/PV620)
		1.5	6.0	V	Retains the RAM state in stop mode
A/D converter reference input voltage	AVR	0.0	AVcc	V	
Operating temperature	TA	-40	+85	°C	

<sup>\*:</sup> These values vary with the operating frequency and analog assurance range. See Figure 1 and "5. A/D Converter Electrical Characteristics."




Figure 1 Operating Voltage vs. Clock Operating Frequency

Figure 1 indicates the operating frequency of the external oscillator at an instruction cycle of 4/Fc.

## 3. DC Characteristics

 $(AVcc = Vcc = +5.0 \text{ V}, AVss = Vss = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$ 

Barranatar		<b>D</b> :		cc = Vcc = +	Value	700 - 700 -		
Parameter	Symbol	Pin	Condition	Min.	Тур.	Max.	Unit	Remarks
	VIH	P00 to P07, P10 to P17, P22, P23	_	0.7 Vcc		Vcc + 0.3	V	
"H" level input voltage	Vihs	RST, MOD0, MOD1, P30 to P37, P60 to P64	_	0.8 Vcc		Vcc + 0.3	V	
	V <sub>IHS2</sub>	P40 to P47	_	0.8 Vcc	_	Vss + 6.0	V	
	VIL	P00 to P07, P10 to P17, P22, P23	_	Vss-0.3		0.3 Vcc	V	
"L" level input voltage	VILS	RST, MOD0, MOD1, P30 to P37, P40 to P47, P60 to P64	_	Vss-0.3		0.2 Vcc	V	
Open-drain	VD	P50 to P57	_	Vss-0.3	_	Vss + 0.3	V	
output pin application voltage	V <sub>D2</sub>	P40 to P47	_	Vss-0.3	_	Vss + 6.0	V	
"H" level output voltage	Vон	P00 to P07, P10 to P17, P20 to P27, P30 to P37	Iон = −2.0 mA	4.0		_	V	
"L" level output voltage	Vol	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57	loL = +4.0 mA	_	_	0.4	V	
	V <sub>OL2</sub>	RST		_	_	0.4	V	
Input leakage current (Hi-z output leakage current)	Іш	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P60 to P64, MOD0, MOD1	0.0 V < V <sub>I</sub> < V <sub>CC</sub>	_	_	±5	μА	Without pull-up resistor
Pull-up resistance	Rpull	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P60 to P64, RST	V1 = 0.0 V	25	50	100	kΩ	

(Continued)

(Continued)

 $(AVcc = Vcc = +5.0 \text{ V}, AVss = Vss = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$ 

Parameter	Symbol	Pin	Condition		Value		Unit	Remarks
Parameter	Symbol	FIII	Condition	Min.	Тур.	Max.	Offic	Remarks
	laa		Fc = 10 MHz Normal	_	9	15	mA	MB89628R, MB89629R
	Icc	Vcc   r ((	operation mode (External clock)	_	10	18	mA	MB89P629
	Iccs		Fc = 10 MHz Sleep mode (External clock)	_	3	4	mA	
Power supply		Stop mode $T_A = +25^{\circ}C$		_	1	μА		
current	current*		Fc = 10 MHz, when A/D conversion is activated	_	1	3	mA	
	Іан	AVcc	Fc = 10 MHz, TA = +25°C, when A/D conversion is stopped	_	_	1	μА	
Input capacitance	Cin	Other than AVcc, AVss, Vcc, and Vss	f = 1 MHz	_	10	_	pF	

<sup>\*:</sup> In the case of the MB89PV620, the current consumed by the connected EPROM and ICE is not included. The power supply current is measured at the external clock.


### 4. AC Characteristics

## (1) Reset Timing

 $(Vcc = +5.0 V\pm 10\%, AVss = Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$ 

Parameter	Symbol	Condition	Valu	ne	Unit	Remarks
Parameter	Syllibol	Condition	Min.	Max.	Onne	Remarks
RST "L" pulse width	<b>t</b> zlzh	_	16 <b>t</b> xcyl		ns	

Note: txcyL is the oscillation cycle (1/Fc) to input to the X0 pin.




### (2) Power-on Reset

 $(AVss = Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$ 

Parameter	Symbol	Condition	Val	ue	Unit	Remarks	
Farameter	Syllibol	Condition	Min.	Max.	Oilit	Velligik2	
Power supply rising time	<b>t</b> R		_	50	ms	Power-on reset function only	
Power supply cut-off time	toff		1	_	ms	Due to repeated operations	


Note: Make sure that power supply rises within the selected oscillation stabilization time. If power supply voltage needs to be varied in the course of operation, a smooth voltage rise is recommended.



## (3) Clock Timing

 $(AVss = Vss = 0.0 V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$ 

Parameter	Symbol	Pin	Condition	Va	lue	Unit	Remarks	
Parameter	Syllibol	FIII	Condition	Min.	Max.	Offic		
Clock frequency	Fc	X0, X1		1	10	MHz		
Clock cycle time	txcyL	X0, X1		100	1000	ns		
Input clock pulse width	P <sub>WH</sub> P <sub>WL</sub>	X0	_	20	_	ns	External clock	
Input clock rising/falling time	tcr tcr	X0		_	10	ns	External clock	



## (4) Instruction Cycle


Parameter	Symbol	Value (typical)	Unit	Remarks
Instruction cycle (minimum execution time)	<b>t</b> inst	4/Fc	μs	$t_{inst} = 0.4 \mu s$ when operating at Fc = 10 MHz

## (5) Serial I/O Timing

 $(Vcc = +5.0 V\pm 10\%, AVss = Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$ 

Donomotor	Symbol Pin		Condition	Valu	ıe	l lmi4	Remarks
Parameter	Symbol	PIII	Condition	Min.	Max.	Unit	Remarks
Serial clock cycle time	tscyc	SCK1, SCK2		2 tinst*	_	μs	
$\begin{array}{c} SCK1 \downarrow \to SO1 \text{ time} \\ SCK2 \downarrow \to SO2 \text{ time} \end{array}$	tsLov	SCK1, SO1 SCK2, SO2	Internal shift	-200	200	ns	
Valid SI1 $\rightarrow$ SCK1 $\uparrow$ Valid SI2 $\rightarrow$ SCK2 $\uparrow$	<b>t</b> ivsH	SI1, SCK1 SI2, SCK2	clock mode	1/2 tinst*	_	μs	
SCK1 $\uparrow \rightarrow$ valid SI1 hold time SCK2 $\uparrow \rightarrow$ valid SI2 hold time	<b>t</b> shix	SCK1, SI1 SCK2, SI2		1/2 tinst*	_	μs	
Serial clock "H" pulse width	<b>t</b> shsl	SCK1, SCK2		1 <b>t</b> inst*	_	μs	
Serial clock "L" pulse width	<b>t</b> slsh	SCK1, SCK2		1 tinst*	_	μs	
$\begin{array}{c} SCK1 \downarrow \to SO1 \text{ time} \\ SCK2 \downarrow \to SO2 \text{ time} \end{array}$	tsLov	SCK1, SO1 SCK2, SO2	External shift	0	200	ns	
Valid SI1 → SCK1 ↑ Valid SI2 → SCK2 ↑	<b>t</b> ivsH	SI1, SCK1 SI2, SCK2	clock mode	1/2 tinst*	_	μs	
SCK1 $\uparrow \rightarrow$ valid SI1 hold time SCK2 $\uparrow \rightarrow$ valid SI2 hold time	tsнıx	SCK1, SI1 SCK2, SI2		1/2 tinst*		μs	

 $<sup>\</sup>mbox{\ensuremath{^{*}}}$  : For information on  $\ensuremath{t_{inst}},$  see "(4) Instruction Cycle."




## (6) Peripheral Input Timing

 $(Vcc = +5.0 V\pm 10\%, AVss = Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$ 

Dozomotov	Symbol	Pin	Condition	Val	ue	Unit	Remarks
Parameter	Symbol	FIII	Condition	Min.	Max.	Offic	Remarks
Peripheral input "H" pulse width 1	t <sub>ILIH1</sub>	PWC,		2 tinst*	_	μs	
Peripheral input "L" pulse width 1	t <sub>IHIL1</sub>	EC, INT0 to INT3	_	2 tinst*	_	μs	
Peripheral input "H" pulse width 2	t <sub>ILIH2</sub>		A/D mode	32 tinst*	_	μs	
Peripheral input "L" pulse width 2	t <sub>IHIL2</sub>	ADST	A/D IIIode	32 <b>t</b> inst*	_	μs	
Peripheral input "H" pulse width 2	t <sub>ILIH2</sub>	ADST	Sense mode	8 tinst*	_	μs	
Peripheral input "L" pulse width 2	t <sub>IHIL2</sub>		Sense mode	8 tinst*	_	μs	

<sup>\*:</sup> For information on tinst, see "(4) Instruction Cycle."



### 5. A/D Converter Electrical Characteristics

 $(AVcc = Vcc = +3.5 V to +6.0 V, AVss = Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$ 

Parameter	Symbol	Pin	Condition		Value	·	Unit	Remarks						
Parameter	Symbol	FIII	Min.		Тур.	Max.	Oilit	Remarks						
Resolution			_	_	_	8	bit							
Total error			AVR = AVcc	_	_	±1.5	LSB							
Linearity error					_	_	±1.0	LSB						
Differential linearity error				_	_	±0.9	LSB							
Zero transition voltage	Vот			AVR = AVcc	AVss – 1.0 LSB	AVss + 0.5 LSB	AVss + 2.0 LSB	mV						
Full-scale transition voltage	V <sub>FST</sub>	_		AVR – 3.0 LSB	AVR – 1.5 LSB	AVR	mV							
Interchannel disparity				_	_	0.5	LSB							
A/D mode conversion time	_		_	_	44 tinst*	_	μs							
Sense mode conversion time				_	_	12 tinst*	_	μs						
Analog port input current	Iain	AN0 to										_	_	10
Analog input voltage	_	AN7		0.0	_	AVR	V							
Reference voltage	_			0.0	_	AVcc	V							
Reference voltage	l <sub>R</sub>	AVR	AVR = 5.0 V, when A/D conversion activated	_	100	_	μΑ							
supply current	Ігн		AVR = 5.0 V, when A/D conversion stopped	_	_	1	μА							

<sup>\*:</sup> For information on tinst, see "(4) Instruction Cycle" in "4. AC Characteristics."

### (1) A/D Glossary

• Resolution

Analog changes that are identifiable with the A/D converter.

When the number of bits is 8, analog voltage can be divided into  $2^8 = 256$ .

• Linearity error (unit: LSB)


The deviation of the straight line connecting the zero transition point ("0000 0000"  $\leftrightarrow$  "0000 0001") with the full-scale transition point ("1111 1111"  $\leftrightarrow$  "1111 1110") from actual conversion characteristics

• Differential linearity error (unit: LSB)

The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value

• Total error (unit: LSB)

The difference between theoretical and actual conversion values




### (2) Precautions

#### · Input impedance of the analog input pins

The A/D converter contains a sample hold circuit as illustrated below to fetch analog input voltage into the sample hold capacitor for eight instruction cycles after activating A/D conversion.

For this reason, if the output impedance of the external circuit for the analog input is high, analog input voltage might not stabilize within the analog input sampling period. Therefore, it is recommended to keep the output impedance of the external circuit low (below  $10 \text{ k}\Omega$ ).

Note that if the impedance cannot be kept low, it is recommended to connect an external capacitor of about  $0.1~\mu F$  for the analog input pin.



#### • Error

The smaller the | AVR – AVss |, the greater the error would become relatively.

# **■ INSTRUCTIONS**

Execution instructions can be divided into the following four groups:

- Transfer
- Arithmetic operation
- Branch
- Others

Table 1 lists symbols used for notation of instructions.

**Table 1 Instruction Symbols** 

Symbol	Meaning
dir	Direct address (8 bits)
off	Offset (8 bits)
ext	Extended address (16 bits)
#vct	Vector table number (3 bits)
#d8	Immediate data (8 bits)
#d16	Immediate data (16 bits)
dir: b	Bit direct address (8:3 bits)
rel	Branch relative address (8 bits)
@	Register indirect (Example: @A, @IX, @EP)
А	Accumulator A (Whether its length is 8 or 16 bits is determined by the instruction in use.)
AH	Upper 8 bits of accumulator A (8 bits)
AL	Lower 8 bits of accumulator A (8 bits)
Т	Temporary accumulator T (Whether its length is 8 or 16 bits is determined by the instruction in use.)
TH	Upper 8 bits of temporary accumulator T (8 bits)
TL	Lower 8 bits of temporary accumulator T (8 bits)
IX	Index register IX (16 bits)

(Continued)

### (Continued)

Symbol	Meaning
EP	Extra pointer EP (16 bits)
PC	Program counter PC (16 bits)
SP	Stack pointer SP (16 bits)
PS	Program status PS (16 bits)
dr	Accumulator A or index register IX (16 bits)
CCR	Condition code register CCR (8 bits)
RP	Register bank pointer RP (5 bits)
Ri	General-purpose register Ri (8 bits, i = 0 to 7)
×	Indicates that the very $\times$ is the immediate data. (Whether its length is 8 or 16 bits is determined by the instruction in use.)
(×)	Indicates that the contents of $\times$ is the target of accessing. (Whether its length is 8 or 16 bits is determined by the instruction in use.)
((×))	The address indicated by the contents of $\times$ is the target of accessing. (Whether its length is 8 or 16 bits is determined by the instruction in use.)

### Columns indicate the following:

Mnemonic: Assembler notation of an instruction

~: Number of instructions

#: Number of bytes

Operation: Operation of an instruction

TL, TH, AH: A content change when each of the TL, TH, and AH instructions is executed. Symbols in

the column indicate the following:

• "-" indicates no change.

• dH is the 8 upper bits of operation description data.

AL and AH must become the contents of AL and AH immediately before the instruction

is executed.

• 00 becomes 00.

N, Z, V, C: An instruction of which the corresponding flag will change. If + is written in this column,

the relevant instruction will change its corresponding flag.

OP code: Code of an instruction. If an instruction is more than one code, it is written according to

the following rule:

Example: 48 to 4F  $\leftarrow$  This indicates 48, 49, ... 4F.

**Table 2** Transfer Instructions (48 instructions)

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
MOV dir,A	3	2	$(dir) \leftarrow (A)$	_	_	_		45
MOV @IX +off,A	4	2	$((IX) + off) \leftarrow (A)$	_	_	_		46
MOV ext,A	4	3	$(ext) \leftarrow (A)$	_	_	_		61
MOV @EP,A	3	1	( (EP) ) ← (A)	_	_	_		47
MOV Ri,A	3	1	(Ri) ← (A)	_	_	_		48 to 4F
MOV A,#d8	2	2	(A) ← d8	AL	_	_	++	04
MOV A,dir	3	2	$(A) \leftarrow (dir)$	AL	_	_	++	05
MOV A,@IX +off	4	2	$(A) \leftarrow ((IX) + off)$	AL	_	_	++	06
MOV A,ext	4	3	$(A) \leftarrow (ext)$	AL	_	_	++	60
MOV A,@A	3	1	$(A) \leftarrow (A)$	AL	_	_	++	92
MOV A,@EP	3	1	$(A) \leftarrow ((EP))$	AL	_	_	++	07
MOV A,Ri	3	1	$(A) \leftarrow (Ri)$	AL	_	_	++	08 to 0F
MOV dir,#d8	4	3	(dír) ← d8	_	_	_		85
MOV @IX +off,#d8	5	3	$((IX) + off) \leftarrow d8$	_	_	_		86
MOV @EP,#d8	4	2	( (EP) ) ← d8	_	_	_		87
MOV Ri,#d8	4	2	(Ri) ← d8	_	_	_		88 to 8F
MOVW dir,A	4	2	$(dir) \leftarrow (AH), (dir + 1) \leftarrow (AL)$	_	_	_		D5
MOVW @IX +off,A	5	2	$((IX) + off) \leftarrow (AH),$	_	_	_		D6
		_	$((IX) + off + 1) \leftarrow (AL)$					20
MOVW ext,A	5	3	$(ext) \leftarrow (AH), (ext + 1) \leftarrow (AL)$	_	_	_		D4
MOVW @EP,A	4	1	$((EP)) \leftarrow (AH), ((EP) + 1) \leftarrow (AL)$	_	_	_		D7
MOVW EP,A	2	1	$(EP) \leftarrow (A)$	_	_	_		E3
MOVW A,#d16	3	3	(A) ← d16	AL	АН	dH		E4
MOVW A,#d10	4	2	$(AH) \leftarrow (AIG)$ $(AH) \leftarrow (AIG)$ , $(AL) \leftarrow (AIG)$	AL	AH	dH	++	C5
MOVW A,@IX +off	5	2	$(AH) \leftarrow (GH), (AE) \leftarrow (GH + 1)$ $(AH) \leftarrow ((IX) + off),$	AL	AH	dH	++	C6
WOVW A, SIX FOII	3		$(AL) \leftarrow (IX) + 0II),$ $(AL) \leftarrow (IX) + 0ff + 1)$	ΛL	AH	uii	<b>++</b>	00
MOVW A,ext	5	3	$(AL) \leftarrow (AL) + (AL) \leftarrow $	AL	АН	dH	++	C4
MOVW A, @A	4	1	$(AH) \leftarrow (BA), (AL) \leftarrow (BA) + 1$ $(AH) \leftarrow (A), (AL) \leftarrow (A) + 1$	AL	AH	dH	++	93
MOVW A, @ EP	4	1	$(AH) \leftarrow ((A)), (AL) \leftarrow ((A)) + 1)$ $(AH) \leftarrow ((EP)), (AL) \leftarrow ((EP) + 1)$	AL	AH	dH	++	C7
MOVW A, @EF	2	1	$(A) \leftarrow (EP), (AL) \leftarrow (EP) + 1)$	AL	AII	dH	++	F3
MOVW A,EP	3	3	$(EP) \leftarrow d16$	_	_	u -		E7
MOVW EP,#016	2	1		_	_	_		E2
	2		$(IX) \leftarrow (A)$	_				F2
MOVW A,IX	2	1	$(A) \leftarrow (IX)$	_	_	dH		F∠ E1
MOVW SP,A		1	$(SP) \leftarrow (A)$	_	_	-		
MOVW A,SP	2	1	$(A) \leftarrow (SP)$	_	_	dH		F1
MOV @ A,T	3	1	$((A)) \leftarrow (T)$	_	_	_		82
MOVW @A,T	4	1	$((A)) \leftarrow (TH), ((A) + 1) \leftarrow (TL)$	_	_	_		83
MOVW IX,#d16	3	3	(IX) ← d16	_	_	_		E6
MOVW A,PS	2	1	(A) ← (PS)	_	_	dH		70
MOVW PS,A	2	1	(PS) ← (A)	_	_	_	++++	71
MOVW SP,#d16	3	3	(SP) ← d16	_	_	_		E5
SWAP	2	1	$(AH) \leftrightarrow (AL)$	_	_	AL		10
SETB dir: b	4	2	(dir): b ← 1	_	_	_		A8 to AF
CLRB dir: b	4	2	(dir): b $\leftarrow$ 0	_	_	_		A0 to A7
XCH A,T	2	1	$(AL) \leftrightarrow (TL)$	AL				42
XCHW A,T	3	1	$(A) \leftrightarrow (T)$	AL	AH	dH		43
XCHW A,EP	3	1	$(A) \leftrightarrow (EP)$	_	_	dH		F7
XCHW A,IX	3	1	$(A) \leftrightarrow (IX)$	_	_	dH		F6
XCHW A,SP	3	1	$(A) \leftrightarrow (SP)$	_	_	dH		F5
MOVW A,PC	2	1	(A) ← (PC)	_	_	dH		F0

<sup>Notes: • During byte transfer to A, T ← A is restricted to low bytes.
• Operands in more than one operand instruction must be stored in the order in which their mnemonics</sup> are written. (Reverse arrangement of F<sup>2</sup>MC-8 family)

 Table 3
 Arithmetic Operation Instructions (62 instructions)

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
ADDC A,Ri	3	1	$(A) \leftarrow (A) + (Ri) + C$	-	_	_	++++	28 to 2F
ADDC A,#d8	2	2	$(A) \leftarrow (A) + d8 + C$	_	_	_	++++	24
ADDC A,dir	3	2	$(A) \leftarrow (A) + (dir) + C$	_	_	_	++++	25
ADDC A,@IX +off	4	2	$(A) \leftarrow (A) + ((IX) + off) + C$	_	_	_	++++	26
ADDC A,@EP	3	1	$(A) \leftarrow (A) + ((EP)) + C$	_	_		++++	27
ADDCW A	3	1	$(A) \leftarrow (A) + (T) + C$	_	_	dH	++++	23
ADDC A	2	1	$(AL) \leftarrow (AL) + (TL) + C$	_	_	_	++++	22 20 to 25
SUBC A #do	2	1 2	$(A) \leftarrow (A) - (Ri) - C$	_	_	_	++++	38 to 3F 34
SUBC A,#d8 SUBC A,dir	3	2	$(A) \leftarrow (A) - d8 - C$	_	_	_	++++	35
SUBC A,@IX +off	4	2	$(A) \leftarrow (A) - (dir) - C$ $(A) \leftarrow (A) - ((IX) + off) - C$	_	_	_	++++	36
SUBC A,@EP	3	1	$(A) \leftarrow (A) - ((A) + O(A) - C$ $(A) \leftarrow (A) - ((EP)) - C$	_	_	_	++++	37
SUBCW A	3	1	$(A) \leftarrow (A) - ((LF)) - C$ $(A) \leftarrow (T) - (A) - C$		_	dH	++++	33
SUBC A	2	1	$(A) \leftarrow (1) - (A) - C$ $(AL) \leftarrow (TL) - (AL) - C$	_	_	—	++++	32
INC Ri	4	1	$(Ri) \leftarrow (Ri) + 1$	_	_	_	+++-	C8 to CF
INCW EP	3	1	$(EP) \leftarrow (EP) + 1$	_	_	_		C3
INCW IX	3	1	$(IX) \leftarrow (IX) + 1$	_	_	_		C2
INCW A	3	1	$(A) \leftarrow (A) + 1$	_	_	dH	++	C0
DEC Ri	4	1	$(Ri) \leftarrow (Ri) - 1$	_	_	_	+++-	D8 to DF
DECW EP	3	1	(EP) ← (EP) – 1	_	_	_		D3
DECW IX	3	1	$(IX) \leftarrow (IX) - 1$	_	_	_		D2
DECW A	3	1	$(A) \leftarrow (A) - 1$	_	_	dH	++	D0
MULU A	19	1	$(A) \leftarrow (AL) \times (TL)$	_	_	dH		01
DIVU A	21	1	$(A) \leftarrow (T) / (AL), MOD \rightarrow (T)$	dL	00	00		11
ANDW A	3	1	$(A) \leftarrow (A) \land (T)$	_	_	dΗ	+ + R -	63
ORW A	3	1	$(A) \leftarrow (A) \lor (T)$	_	_	dH	+ + R –	73
XORW A	3	1	$(A) \leftarrow (A) \ \forall \ (T)$	_	_	dH	+ + R –	53
CMP A	2	1	(TL) – (AL)	_	_	_	++++	12
CMPW A	3	1	(T) – (A)	_	_	_	++++	13
RORC A	2	1	$\rightarrow$ C $\rightarrow$ A $\frown$	-	_	_	++-+	03
ROLC A	2	1	$C \leftarrow A \leftarrow$	-	_	_	++-+	02
CMP A,#d8	2	2	(A) – d8	_	_	_	++++	14
CMP A,dir	3	2	(A) – (dir)	_	_	_	++++	15
CMP A,@EP	3	1	(A) – ( (EP) )	_	_	_	++++	17
CMP A,@IX +off	4	2	(A) - ((IX) + off)	_	_	_	++++	16
CMP A,Ri	3	1	(A) – (Ri)	_	_	_	++++	18 to 1F
DAA	2	1	Decimal adjust for addition	_	_	_	++++	84
DAS	2	1	Decimal adjust for subtraction	_	_	_	++++	94
XOR A	2	1	$(A) \leftarrow (AL) \ \forall \ (TL)$	_	_	_	+ + R –	52
XOR A,#d8	2	2	$(A) \leftarrow (AL) \ \forall \ d8$	_	_	_	++R-	54
XOR A,dir	3	2	$(A) \leftarrow (AL) \ \forall \ (dir)$	_	_	_	+ + R -	55
XOR A,@EP	3	1	$(A) \leftarrow (AL) \forall ((EP))$	_	_	_	++R-	57
XOR A,@IX +off	4	2	$(A) \leftarrow (AL) \ \forall \ (IX) + off)$	_	_	_	++R-	56
XOR A,Ri	3	1	$(A) \leftarrow (AL) \forall (Ri)$	_	_	_	++R-	58 to 5F
AND A #-10	2	1	$(A) \leftarrow (AL) \land (TL)$	_	_	_	++R-	62
AND A dia	2	2	$(A) \leftarrow (AL) \wedge d8$	_	_	_	++R-	64
AND A,dir	3	2	$(A) \leftarrow (AL) \land (dir)$	_	_	_	+ + R –	65

(Continued)

## (Continued)

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
AND A,@EP	3	1	$(A) \leftarrow (AL) \land ((EP))$	-	_	_	+ + R -	67
AND A,@IX +off	4	2	$(A) \leftarrow (AL) \land ((IX) + off)$	_	_	_	+ + R -	66
AND A,Ri	3	1	$(A) \leftarrow (AL) \wedge (Ri)$	_	_	_	+ + R -	68 to 6F
OR A	2	1	$(A) \leftarrow (AL) \lor (TL)$	_	_	_	+ + R -	72
OR A,#d8	2	2	$(A) \leftarrow (AL) \lor d8$	_	_	_	+ + R -	74
OR A,dir	3	2	$(A) \leftarrow (AL) \lor (dir)$	_	_	_	+ + R -	75
OR A,@EP	3	1	$(A) \leftarrow (AL) \lor ((EP))$	_	_	_	+ + R -	77
OR A,@IX +off	4	2	$(A) \leftarrow (AL) \lor ((IX) + off)$	_	_	_	+ + R -	76
OR A,Ri	3	1	$(A) \leftarrow (AL) \lor (Ri)$	_	_	_	+ + R -	78 to 7F
CMP dir,#d8	5	3	(dir) – d8	_	_	_	++++	95
CMP @EP,#d8	4	2	( (EP) ) – d8	_	_	_	++++	97
CMP @IX +off,#d8	5	3	((IX) + off) - d8	_	_	_	++++	96
CMP Ri,#d8	4	2	(Ri) – d8	_	_	_	++++	98 to 9F
INCW SP	3	1	(SP) ← (SP) + 1	_	_	_		C1
DECW SP	3	1	(SP) ← (SP) – 1	ı	_	1		D1

## Table 4 Branch Instructions (17 instructions)

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
BZ/BEQ rel	3	2	If $Z = 1$ then $PC \leftarrow PC + rel$	_	_	_		FD
BNZ/BNE rel	3	2	If $Z = 0$ then $PC \leftarrow PC + rel$	_	_	_		FC
BC/BLO rel	3	2	If $C = 1$ then $PC \leftarrow PC + rel$	_	_	_		F9
BNC/BHS rel	3	2	If $C = 0$ then $PC \leftarrow PC + rel$	_	_	_		F8
BN rel	3	2	If N = 1 then PC $\leftarrow$ PC + rel	_	_	_		FB
BP rel	3	2	If N = 0 then PC $\leftarrow$ PC + rel	_	_	_		FA
BLT rel	3	2	If $V \forall N = 1$ then $PC \leftarrow PC + rel$	_	_	_		FF
BGE rel	3	2	If $V \forall N = 0$ then $PC \leftarrow PC + rel$	_	_	_		FE
BBC dir: b,rel	5	3	If (dir: b) = 0 then PC $\leftarrow$ PC + rel	_	_	_	-+	B0 to B7
BBS dir: b,rel	5	3	If (dir: b) = 1 then PC $\leftarrow$ PC + rel	_	_	_	-+	B8 to BF
JMP @A	2	1	$(PC) \leftarrow (A)$	_	_	_		E0
JMP ext	3	3	(PC) ← ext	_	_	_		21
CALLV #vct	6	1	Vector call	_	_	_		E8 to EF
CALL ext	6	3	Subroutine call	_	_	_		31
XCHW A,PC	3	1	$(PC) \leftarrow (A), (A) \leftarrow (PC) + 1$	_	_	dΗ		F4
RET	4	1	Return from subrountine	_	_	_		20
RETI	6	1	Return form interrupt	_	ı	_	Restore	30

## Table 5 Other Instructions (9 instructions)

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
PUSHW A	4	1		_	_	_		40
POPW A	4	1		_	_	dΗ		50
PUSHW IX	4	1		_	_	_		41
POPW IX	4	1		_	_	_		51
NOP	1	1		_	_	_		00
CLRC	1	1		_	_	_	R	81
SETC	1	1		_	_	_	S	91
CLRI	1	1		_	_	_		80
SETI	1	1		_	-	_		90

## **■ INSTRUCTION MAP**

	NOIK	0011	ON W	<b>~</b> .												
щ	MOVW A,PC	MOVW A,SP	MOWW A,IX	MOVW A,EP	XCHW A,PC	XCHW A,SP	XCHW A,IX	XCHW A,EP	BNC rel	BC rel	BP rel	BN rel	BNZ rel	BZ rel	BGE rel	BLT rel
ш	JMP @A	MOVW SP,A	MOVW IX,A	MOVW EP,A	MOVW A,#d16	MOVW SP,#d16	MOVW IX,#d16	MOVW EP,#d16	CALLV #0	CALLV #1	CALLV #2	CALLV #3	CALLV #4	CALLV #5	CALLV #6	CALLV #7
۵	DECW A	DECW	DECW	DECW	MOVW ext,A	MOVW dir,A	MOVW @IX+d,A	MOVW @EP,A	DEC R0	DEC R1	DEC R2	DEC R3	DEC R4	DEC R5	DEC R6	DEC R7
ပ	INCW A	INCW	INCW IX	INCW	MOVW A,ext	MOVW A,dir	MOVW A,@IX +d	MOVW A,@EP	INC R0	INC R1	INC R2	INC R3	INC R4	INC R5	INC R6	INC R7
В	BBC dir: 0,rel	BBC dir: 1,rel	BBC dir: 2,rel	BBC dir: 3,rel	BBC dir: 4,rel	BBC dir: 5,rel	BBC dir: 6,rel	BBC dir: 7,rel	BBS dir: 0,rel	BBS dir: 1,rel	BBS dir: 2,rel	BBS dir: 3,rel	BBS dir: 4,rel	BBS dir: 5,rel	BBS dir: 6,rel	BBS dir: 7,rel
٧	CLRB dir: 0	CLRB dir: 1	CLRB dir: 2	CLRB dir: 3	CLRB dir: 4	CLRB dir: 5	CLRB dir: 6	CLRB dir: 7	SETB dir: 0	SETB dir: 1	SETB dir: 2	SETB dir: 3	SETB dir: 4	SETB dir: 5	SETB dir: 6	SETB dir: 7
6	SETI	SETC	MOV A,@A	MOVW A,@A	DAS	CMP dir,#d8	CMP @IX +d,#d8	CMP @EP;#d8	CMP R0,#d8	CMP R1,#d8	CMP R2,#d8	CMP R3,#d8	CMP R4,#d8	CMP R5,#d8	CMP R6,#d8	CMP R7,#d8
80	CLRI	CLRC	MOV @A,T	MOVW @A,T	DAA	MOV dir,#d8	MOV @IX+d,#d8	MOV @EP;#d8	MOV R0,#d8	MOV R1,#d8	MOV R2,#d8	MOV R3,#d8	MOV R4,#d8	MOV R5,#d8	MOV R6,#d8	MOV R7,#d8
7	MOVW A,PS	MOVW PS,A	OR A	ORW A	OR A,#d8	OR A,dir	OR A,@IX +d	OR A,@EP	OR A,R0	OR A,R1	OR A,R2	OR A,R3	OR A,R4	OR A,R5	OR A,R6	OR A,R7
9	MOV A,ext	MOV ext,A	AND A	ANDW	AND A,#d8	AND A,dir	AND A,@IX +d	AND A,@EP	AND A,R0	AND A,R1	AND A,R2	AND A,R3	AND A,R4	AND A,R5	AND A,R6	AND A,R7
2	POPW A	POPW IX	XOR A	XORW	XOR A,#d8	XOR A,dir	XOR A,@IX+d	XOR A,@EP	XOR A,R0	XOR A,R1	XOR A,R2	XOR A,R3	XOR A,R4	XOR A,R5	XOR A,R6	XOR A,R7
4	PUSHW A	PUSHW IX	XCH A, T	XCHW A, T		MOV dir,A	MOV @IX +d,A	MOV @EP,A	MOV R0,A	MOV R1,A	MOV R2,A	MOV R3,A	MOV R4,A	MOV R5,A	MOV R6,A	MOV R7,A
3	RETI	CALL addr16	SUBC A	SUBCW	SUBC A,#d8	SUBC A,dir	SUBC A,@IX +d	SUBC A,@EP	SUBC A,R0	SUBC A,R1	SUBC A,R2	SUBC A,R3	SUBC A,R4	SUBC A,R5	SUBC A,R6	SUBC A,R7
2	RET	JMP addr16	ADDC A	ADDCW	ADDC A,#d8	ADDC A,dir	ADDC A,@IX+d	ADDC A,@EP	ADDC A,R0	ADDC A,R1	ADDC A,R2	ADDC A,R3	ADDC A,R4	ADDC A,R5	ADDC A,R6	ADDC A,R7
_	SWAP	DIVU A	CMP A	CMPW	CMP A,#d8	CMP A,dir	CMP A,@IX +d	CMP A,@EP	CMP A,R0	CMP A,R1	CMP A,R2	CMP A,R3	CMP A,R4	CMP A,R5	CMP A,R6	CMP A,R7
0	MOP	MULU	ROLC A	RORC	MOV A,#d8	MOV A,dir	MOV A,@IX +d	MOV A,@EP	MOV A,R0	MOV A,R1	MOV A,R2	MOV A,R3	MOV A,R4	MOV A,R5	MOV A,R6	MOV A,R7
H/1	0	~	2	က	4	2	9	7	œ	6	A	Δ.	ပ	D	ш	F


## **■ MASK OPTIONS**


No.	Model	Model MB89628R/ MB89629R				
NO.	Specifying procedure	Specify when ordering masking	Set with EPROM programmer	Setting not possible		
1	Pull-up resistors P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P60 to P64	Selectable per pin. (P50 to P57 must be set to without a pull-up resistor when an A/D converter is used.)	Can be set per pin. (P40 to P47 are available only for without a pull-up resistor.)	Fixed to without pull-up resistor		
2	Power-on reset With power-on reset Without power-on reset	Selectable	Setting possible	Fixed to with power-on reset		
3	Oscillation stabilization time selection Crystal oscillator: (218/Fc) (26.2 ms/10 MHz) Ceramic oscillator: (214/Fc) (1.64 ms/10 MHz)	Selectable	Setting possible	Fixed to crystal oscillator of 218/Fc		
4	Reset pin output With reset output Without reset output	Selectable	Setting possible	Fixed to with reset output		


# **■** ORDERING INFORMATION


Part number	Package	Remarks
MB89628RP-SH MB89629RP-SH MB89P629P-SH	64-pin Plastic SH-DIP (DIP-64P-M01)	
MB89628RPF MB89629RPF MB89P629PF	64-pin Plastic QFP (FPT-64P-M06)	
MB89PV620C-SH	64-pin Ceramic MDIP (MDP-64C-P02)	
MB89PV620CF	64-pin Ceramic MQFP (MQP-64C-P01)	

## **■ PACKAGE DIMENSIONS**









# **FUJITSU LIMITED**

For further information please contact:

#### **Japan**

FUJITSU LIMITED
Corporate Global Business Support Division
Electronic Devices
KAWASAKI PLANT, 1015, Kamikodanaka
Nakahara-ku, Kawasaki-shi
Kanagawa 211, Japan

Tel: (044) 754-3753 Fax: (044) 754-3329

### **North and South America**

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, U.S.A.

Tel: (408) 922-9000 Fax: (408) 432-9044/9045

#### Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 63303 Dreieich-Buchschlag Germany

Tel: (06103) 690-0 Fax: (06103) 690-122

#### **Asia Pacific**

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED No. 51 Bras Basah Road, Plaza By The Park, #06-04 to #06-07 Singapore 189554

Tel: 336-1600 Fax: 336-1609

#### All Rights Reserved.

Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications. Complete information sufficient for construction purposes is not necessarily given.

The information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies.

The information contained in this document does not convey any license under the copyrights, patent rights or trademarks claimed and owned by Fujitsu.

Fujitsu reserves the right to change products or specifications without notice.

No part of this publication may be copied or reproduced in any form or by any means, or transferred to any third party without prior written consent of Fujitsu.

The information contained in this document are not intended for use with equipments which require extremely high reliability such as aerospace equipments, undersea repeaters, nuclear control systems or medical equipments for life support.

#### F9606

© FUJITSU LIMITED Printed in Japan