

4-Mb (256K x 16) Static RAM

Features

Very high speed: 55 ns and 70 ns
Wide voltage range: 1.65V – 2.25V
Pin-compatible with CY62147CV18

· Ultra-low active power

Typical active current: 1 mA @ f = 1 MHz
 Typical active current: 6 mA @ f = f_{max}

· Ultra low standby power

• Easy memory expansion with CE, and OE features

Automatic power-down when deselected

· CMOS for optimum speed/power

Packages offered 48-ball BGA

Functional Description^[1]


The CY62147DV18 is a high-performance CMOS static RAM organized as 256K words by 16 bits. This device features advanced circuit design to provide ultra-low active current. This is ideal for providing More Battery Life™ (MoBL™) in portable applications such as cellular telephones. The device also has an automatic power-down feature that significantly reduces power consumption. The device can also be put into standby

mode reducing power consumption by more than 99% when deselected (CE HIGH or both BLE and BHE are HIGH). The input/output pins (I/O $_0$ through I/O $_{15}$) are placed in a high-impedance state when: deselected (CE HIGH), outputs are disabled (OE HIGH), both Byte High Enable and Byte Low Enable are disabled (BHE, BLE HIGH), or during a write operation (CE LOW and WE LOW).

Writing to the device is accomplished by asserting Chip Enable (CE) and Write Enable (WE) inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O $_0$ through I/O $_7$), is written into the location specified on the address pins (A $_0$ through A $_1$). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O $_8$ through I/O $_1$ 5) is written into the location specified on the address pins (A $_0$ through A $_1$ 7).

Reading <u>fro</u>m the device is accomplished by asserting Chip Enable (CE) and Output Enable (OE) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the <u>address</u> pins will appear on I/O_0 to I/O_7 . If Byte High Enable (BHE) is LOW, then data from memory will appear on I/O_8 to I/O_{15} . See the truth table for a complete description of read and write modes.

The CY62147DV18 is available in a 48-ball FBGA package.




Note:

1. For best practice recommendations, please refer to the Cypress application note "System Design Guidelines" on http://www.cypress.com.

Pin Configuration^[2, 3, 4]

FBGA (Top View)



- NC pins are not internally connected on the die.

 DNU pins have to be left floating or tied to Vss to ensure proper application.

 Pins H1, G2, and H6 in the BGA package are address expansion pins for 8 Mb, 16 Mb, and 32 Mb, respectively.



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature-65°C to + 150°C Ambient Temperature with Power Applied.......55°C to + 125°C Supply Voltage to Ground Potential-0.2V to + V_{CC(MAX)} + 0.2V DC Voltage Applied to Outputs in High Z State $^{[5,6]}$-0.2V to $V_{CC(MAX)}$ + 0.2V DC Input Voltage^[5,6]-0.2V to V_{CC (MAX)} + 0.2V

| Output Current into Outputs (LOW) | 20 mA |
|--|----------|
| Static Discharge Voltage(per MIL-STD-883, Method 3015) | > 2001V |
| Latch-up Current | > 200 mA |

Operating Range

| Device | Range | Ambient Temperature (T _A) | V cc ^[7] |
|---------------|------------|---|----------------------------|
| CY62147DV18L | Industrial | -40°C to +85°C | 1.65V to 2.25V |
| CY62147DV18LL | | | |

Product Portfolio

| | | | | | Power Dissipation | | | | | |
|---------------|------|-----------------------|------|-------|---------------------|-----------|------------------------|------|---------------------|--------------------------------|
| | | | | | | Operatino | J I _{CC} (mA) | | | |
| | V | _{CC} Range (| V) | Speed | f = 1 | MHz | f = 1 | max | Standby | I _{SB2} (μ A) |
| Product | Min. | Typ. ^[7] | Max. | (ns) | Typ. ^[7] | Max. | Typ. ^[7] | Max. | Typ. ^[7] | Max. |
| CY62147DV18L | 1.65 | 1.8 | 2.25 | 55 | 1.0 | 2.0 | 6 | 15 | 0.5 | 18 |
| CY62147DV18LL | | | | | | | | 10 | | 12 |
| CY62147DV18L | 1.65 | 1.8 | 2.25 | 70 | 1.0 | 2.0 | 6 | 15 | 0.5 | 18 |
| CY62147DV18LL | | | | | | | | 10 | | 12 |

Electrical Characteristics Over the Operating Range

| | | | | CY | CY62147DV18-55 | | | CY62147DV18-70 | | | |
|-----------------|---------------------------|--|--|------|-----------------------------|-----------------------|------------|----------------------------|------------------------|------|--|
| Parameter | Description | Test (| Conditions | Min. | Typ . ^[7] | Max. | Min. | Typ. ^[7] | Max. | Unit | |
| V _{OH} | Output HIGH Voltage | $I_{OH} = -0.1 \text{ mA}$ | V _{CC} = 1.65V | 1.4 | | | 1.4 | | | V | |
| V _{OL} | Output LOW Voltage | I _{OL} = 0.1 mA | V _{CC} = 1.65V | | | 0.2 | | | 0.2 | V | |
| V _{IH} | Input HIGH Voltage | V _{CC} =1.65V to 2.2 | 5V | 1.4 | | V _{CC} +0.2V | 1.4 | | V _{CC} + 0.2V | V | |
| V_{IL} | Input LOW Voltage | V _{CC} =1.65V to 2.2 | / _{CC} =1.65V to 2.25V | | | 0.4 | -0.2 | | 0.4 | V | |
| I _{IX} | Input Leakage Current | $GND \le V_{I} \le V_{CC}$ | | | | +1 | – 1 | | +1 | μА | |
| I _{OZ} | Output Leakage Current | GND \leq V _O \leq V _{CC} , (| Output Disabled | -1 | | +1 | -1 | | +1 | μА | |
| I _{CC} | V _{CC} Operating | $f = f_{MAX} = 1/t_{RC}$ | V _{CC(max)} = 1.95V L | | 6 | 12 | | 6 | 12 | mA | |
| | Supply Current | | I _{OUT} = 0 mA CMOS levels | | | 8 | | | 8 | | |
| | | | $V_{CC(max)} = 2.25V L$ | | 6 | 15 | | 6 | 15 | mA | |
| | | | I _{OUT} = 0 mA CMOS levels | | | 10 | | | 10 | | |
| | | f = 1 MHz | V _{CC(max)} = 1.95V L | | 1 | 1.5 | | 1 | 1.5 | mA | |
| | | | $V_{CC(max)} = 2.25V L$ | | 1 | 2 | | 1 | 2 | mA | |
| | | | LL | | | | | | | | |

- V_{IL(min.)} = -2.0V for pulse durations less than 20 ns.
 V_{IH(max)}=V_{CC}+0.75V for pulse durations less than 20ns.
 Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ.)}, T_A = 25°C.



Electrical Characteristics Over the Operating Range (continued)

| | | | | | | | V18-55 | CY | ′62147E | OV18-70 | | |
|------------------|-------------------------|---|---------------------------------------|----|------|-----------------------------|--------|------|---------------------|---------|------|--|
| Parameter | Description | Test C | onditions | | Min. | Typ . ^[7] | Max. | Min. | Typ. ^[7] | Max. | Unit | |
| I _{SB1} | Automatic CE | $\overline{CE} \ge V_{CC} - 0.2V$, | V _{CC(max)} =1.95V | L | | 0.5 | 12 | | 0.5 | 12 | μА | |
| | Power-Down Current — | $V_{IN} \ge V_{CC} - 0.2V$, $V_{IN} \le 0.2V$); $f = f_{MAX}$ | | LL | | | 8 | | | 8 | | |
| | CMOS Inputs | (Address an <u>d D</u> ata | V _{CC(max)} =2.25V | L | | 0.5 | 18 | | 0.5 | 18 | | |
| | | $\frac{\text{Only}}{\text{ME}}$, $\frac{\text{F}}{\text{BHE}}$ and $\frac{\text{BLE}}{\text{BLE}}$ | | LL | | | 12 | | | 12 | | |
| I _{SB2} | Automatic CE | $ \frac{\text{CE} \ge V_{\text{CC}} - 0.2V,}{V_{\text{IN}} \ge V_{\text{CC}} - 0.2V \text{ or}} $ | V _{CC(max)} =1.95V | L | | 0.5 | 12 | | 0.5 | 12 | μΑ | |
| | Power-down Current — | $V_{IN} \ge V_{CC} - 0.2 V \text{ or } $ $V_{IN} \le 0.2 V, f = 0$ | $V_{IN} \ge V_{CC} - 0.2V \text{ or}$ | | LL | | | 8 | | | 8 | |
| | CMOS Inputs | V IN = 0.2 V, 1 = 0 | V _{CC(max)} =2.25V | L | | 0.5 | 18 | | 0.5 | 18 | | |
| | | | | LL | | | 12 | | | 12 | | |


Capacitance for all Packages^[8]

| Parameter | Description | Test Conditions | Max. | Unit |
|------------------|--------------------|---|------|------|
| C _{IN} | Input Capacitance | $T_A = 25^{\circ}C, f = 1 \text{ MHz},$ | 10 | pF |
| C _{OUT} | Output Capacitance | $V_{CC} = V_{CC(typ)}$ | 10 | pF |

Thermal Resistance

| Parameter | Description | Test Conditions | BGA | Unit |
|-------------------|---|---|-----|------|
| Θ_{JA} | Thermal Resistance (Junction to Ambient) ^[8] | Still Air, soldered on a 3 × 4.5 inch, four-layer printed circuit board | 75 | °C/W |
| $\Theta_{\sf JC}$ | Thermal Resistance (Junction to Case) ^[8] | | 10 | °C/W |

AC Test Loads and Waveforms



| Parameters | 1.80V | Unit |
|-----------------|-------|------|
| R1 | 13500 | Ω |
| R2 | 10800 | Ω |
| R _{TH} | 6000 | Ω |
| V _{TH} | 0.80 | V |


Data Retention Characteristics (Over the Operating Range)

| Parameter | Description | Conditions | | Min. | Typ. ^[7] | Max. | Unit |
|---------------------------------|--------------------------------------|---|----|-----------------|---------------------|------|------|
| V_{DR} | V _{CC} for Data Retention | | | 1.0 | | | V |
| I _{CCDR} | | V_{CC} = 1.0V $\overline{CE} \ge V_{CC} - 0.2V$, | L | | | 6 | μА |
| | | $V_{IN} \ge V_{CC} - 0.2V$ or $V_{IN} \le 0.2V$ | LL | | | 4 | |
| t _{CDR} ^[8] | Chip Deselect to Data Retention Time | | | 0 | | | ns |
| t _R | Operation Recovery Time | | | t _{RC} | | | ns |

^{8.} Tested initially and after any design or process changes that may affect these parameters.



Data Retention Waveform^[9]



Switching Characteristics Over the Operating Range [10.]

| | | 55 | ns | 70 | | |
|-----------------------------|--|------|------|------|------|------|
| Parameter | Description | Min. | Max. | Min. | Max. | Unit |
| Read Cycle | | | | • | | • |
| t _{RC} | Read Cycle Time | 55 | | 70 | | ns |
| t _{AA} | Address to Data Valid | | 55 | | 70 | ns |
| t _{OHA} | Data Hold from Address Change | 10 | | 10 | | ns |
| t _{ACE} | CE LOW to Data Valid | | 55 | | 70 | ns |
| t _{DOE} | OE LOW to Data Valid | | 25 | | 35 | ns |
| t _{LZOE} | OE LOW to LOW Z ^[11] | 5 | | 5 | | ns |
| t _{HZOE} | OE HIGH to High Z ^[11, 12] | | 16 | | 16 | ns |
| t _{LZCE} | CE LOW to Low Z ^[11] | 10 | | 10 | | ns |
| t _{HZCE} | CE HIGH to High Z ^[11, 12] | | 20 | | 25 | ns |
| t _{PU} | CE LOW to Power-Up | 0 | | 0 | | ns |
| t _{PD} | CE HIGH to Power-Down | | 55 | | 70 | ns |
| t _{DBE} | BLE / BHE LOW to Data Valid | | 55 | | 70 | ns |
| t _{LZBE} | BLE / BHE LOW to Low Z ^[11] | 10 | | 10 | | ns |
| t _{HZBE} | BLE / BHE HIGH to HIGH Z ^[11, 12] | | 20 | | 25 | ns |
| Write Cycle ^[13] | | | | | | |
| t _{WC} | Write Cycle Time | 55 | | 70 | | ns |
| t _{SCE} | CE LOW to Write End | 40 | | 50 | | ns |
| t _{AW} | Address Set-up to Write End | 40 | | 50 | | ns |
| t _{HA} | Address Hold from Write End | 0 | | 0 | | ns |
| t _{SA} | Address Set-up to Write Start | 0 | | 0 | | ns |
| t _{PWE} | WE Pulse Width | 40 | | 45 | | ns |
| t _{BW} | BLE / BHE LOW to Write End | 40 | | 50 | | ns |
| t _{SD} | Data Set-Up to Write End | 25 | | 30 | | ns |
| t _{HD} | Data Hold from Write End | 0 | | 0 | | ns |
| t _{HZWE} | WE LOW to High-Z ^[11, 12] | | 20 | | 25 | ns |
| t _{LZWE} | WE HIGH to Low-Z ^[11] | 10 | | 10 | | ns |

BHE.BLE is the AND of both BHE and BLE. Chip can be deselected by either disabling the chip enable signal or by disabling both BHE and BLE.


Test conditions for all parameters other than three-state parameters assume signal transition time of 1V/ns or less, timing reference levels of $V_{CC(typ)}/2$, input pulse levels of 0 to $V_{CC(typ)}$, and output loading of the specified I_{OL}/I_{OH} as shown in the "AC Test Loads and Waveforms" section. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZOE} , t_{HZDE} is less than t_{LZOE} , and t_{HZWE} for any division of the specified t_{LZOE} , t_{HZDE} is less than t_{LZOE} , and t_{HZWE} is less than t_{LZOE} , and t_{HZWE} for any division of the specified t_{LZOE} , t_{HZDE} is less than t_{LZOE} , t_{HZDE} is less than t_{LZOE} , and t_{HZWE} for any t_{LZOE} , t_{HZDE} is less than t_{LZDE} , t_{HZDE} is less than t_{HZDE} .

Figure 1 device. t_{HZCE} , t_{HZEE} , and t_{HZWE} transitions are measured when the outputs enter a high impedence state. The internal Write time of the memory is defined by the overlap of WE, $CE = V_{\parallel}$, BHE and/or BLE = V_{\parallel} . All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input set-up and hold timing should be referenced to the edge of the signal that terminates the write.




Switching Waveforms

Read Cycle 1 (Address Transition Controlled)^[14, 15]




Read Cycle No. 2 (OE Controlled) [15, 16]




- 14. The device is continuously selected. OE, CE = V_{IL}, BHE and/or BLE = V_{IL}.
 15. WE is HIGH for read cycle.
 16. Address valid prior to or coincident with CE and BHE, BLE transition LOW.



Switching Waveforms (continued)



Write Cycle No. 2 (CE Controlled) [13, 17, 18]




- 17. Data I/O is high impedance if OE = V_{IH}.
 18. If CE goes HIGH simultaneously with WE = V_{IH}, the output remains in a high-impedance state.
 19. During this period, the I/Os are in output state and input signals should not be applied.




Switching Waveforms (continued)

Write Cycle No. 3 (WE Controlled, OE LOW) [18]



Write Cycle No. 4 (BHE/BLE Controlled, OE LOW) [18]





Truth Table

| CE | WE | OE | BHE | BLE | Inputs/Outputs | Mode | Power |
|----|----|----|-----|-----|--|--------------------------|----------------------------|
| Н | Х | Х | Х | X | High Z | Deselect/Power-Down | Standby (I _{SB}) |
| Х | Х | Х | Н | Η | High Z | Deselect/Power-Down | Standby (I _{SB}) |
| L | Н | L | L | L | Data Out (I/O _O –I/O ₁₅) | Read | Active (I _{CC}) |
| L | Н | L | Н | L | Data Out (I/O _O -I/O ₇); I/O ₈ -I/O ₁₅ in High Z | Read (Lower byte only) | Active (I _{CC}) |
| L | Н | L | L | Н | Data Out (I/O ₈ –I/O ₁₅); I/O ₀ –I/O ₇ in High Z | Read (Higher byte only) | Active (I _{CC}) |
| L | Н | Н | L | L | High Z | Output Disabled | Active (I _{CC}) |
| L | Н | Н | Н | L | High Z | Output Disabled | Active (I _{CC}) |
| L | Н | Н | L | Н | High Z | Output Disabled | Active (I _{CC}) |
| L | L | Х | L | L | Data In (I/O _O –I/O ₁₅) | Write | Active (I _{CC}) |
| L | L | Х | Н | L | Data In (I/O _O –I/O ₇); I/O ₈ –I/O ₁₅ in High Z | Write (Lower byte only) | Active (I _{CC}) |
| L | L | Х | L | Н | Data In (I/O ₈ –I/O ₁₅); I/O ₀ –I/O ₇ in High Z | Write (Higher byte only) | Active (I _{CC}) |


Ordering Information

| Speed (ns) | Ordering Code | Package Name | Package Type | Operating Range |
|---------------|----------------------|-----------------|--|-----------------|
| 55 | CY62147DV18L-55BVI | BV48A | 48-ball Fine Pitch BGA (6 mm × 8mm × 1 mm) | Industrial |
| | CY62147DV18LL-55BVI | | | |
| 70 | CY62147DV18L-70BVI | BV48A | 48-ball Fine Pitch BGA (6 mm × 8mm × 1 mm) | Industrial |
| | CY62147DV18LL-70BVI | | | |
| 55 | CY62147DV18L-55BVXI | BV48A | 48-ball Fine Pitch BGA (6 mm × 8mm × 1 mm) Pb-free | Industrial |
| | CY62147DV18LL-55BVXI | | | |
| 70 | CY62147DV18L-70BVXI | BV48A | 48-ball Fine Pitch BGA (6 mm × 8mm × 1 mm) Pb-free | Industrial |
| | CY62147DV18LL-70BVXI | | | |



Package Diagram

48-Lead VFBGA (6 x 8 x 1 mm) BV48A



MoBL is a registered trademark, and MoBL2 and More Battery Life are trademarks, of Cypress Semiconductor. All product and company names mentioned in this document may be the trademarks of their respective holders.



Document History Page

| Documer | nt Number: 3 | 8-05343 Issue | Orig. of | b (256K x 16) Static RAM |
|---------|--------------|------------------|----------|--|
| REV. | ECN NO. | Date | Change | Description of Change |
| ** | 127482 | 06/17/03 | HRT | New Data Sheet |
| *A | 131009 | 11/26/03 | CBD | Changed From Advance to Preliminary |
| *B | 229908 | See ECN | AJU | Changed From Preliminary to Final Added 70 ns speed bin Changed Vcc MAX spec from 2.20V to 2.25V Modified V $_{IH}$ spec on footnote #6 from V $_{CC~(MAX)}$ + 0.5V to V $_{CC~(MAX)}$ + 0.75 Changed I $_{CC}$ TYP values from 8 mA to 6 mA Changed I $_{CC}$ MAX values at Vcc (max) = 1.95V from 15 mA to 12 mA (L bin and 10 mA to 8mA (LL bin) Changed I $_{CC}$ MAX values at Vcc (max) = 2.25V from 18 mA to 15 mA (L bin and 12mA to 10 mA (LL bin) With modified V $_{CC~MAX}$ spec, changed I $_{SB1}$ and I $_{SB2}$ MAX values from 15 up to 18 uA (L bin) and 10 uA to 12 uA (LL bin) Modified input and output capacitance values Removed footnote #9 from earlier rev Removed MAX value for V $_{DR}$ Modified t $_{HZOE}$ from 20 ns to 16 ns Added Pb-free ordering information |