LRS1337

Stacked Chip 32M Flash Memory and 4M SRAM

(Model No.: LRS1337)

Spec No.: MFM2-J11504A

Issue Date: June 21, 1999



- Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company.
- When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.
 - (1) The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in Paragraph (2), even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the products for the equipment listed in Paragraph (3).
 - · Office electronics
 - · Instrumentation and measuring equipment
 - · Machine tools
 - · Audiovisual equipment
 - · Home appliances
 - · Communication equipment other than for trunk lines
 - (2) Those contemplating using the products covered herein for the following equipment which demands high reliability, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail-sale operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.
 - · Control and safety devices for airplanes, trains, automobiles, and other transportation equipment
 - · Mainframe computers
 - Traffic control systems
 - · Gas leak detectors and automatic cutoff devices
 - · Rescue and security equipment
 - · Other safety devices and safety equipment, etc.
 - (3) Do not use the products covered herein for the following equipment which demands extremely high performance in terms of functionality, reliability, or accuracy.
 - · Aerospace equipment
 - · Communications equipment for trunk lines
 - · Control equipment for the nuclear power industry
 - · Medical equipment related to life support, etc.
 - (4) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.
- Please direct all queries regarding the products covered herein to a sales representative of the company.



Contents

1. Description	2
2. Pin Configuration	3
3. Truth Table	4
4. Block Diagram	4
5. Command Definitions for Flash Memory	5
6. Status Register Definition · · · · · · · · · · · · · · · · · · ·	7
7. Memory Map for Flash Memory	8
8. Absolute Maximum Ratings	9
9. Recommended DC Operating Conditions	9
10. Pin Capacitance	9
11. DC Electrical Characteristics	10
12. AC Electrical Characteristics (Flash Memory)	12
13. AC Electrical Characteristics (SRAM)	19
14. Data Retention Characteristics for SRAM · · · · · · · · · · · · · · · · · · ·	23
15. Notes • • • • • • • • • • • • • • • • • • •	24
16. Flash Memory Data Protection · · · · · · · · · · · · · · · · · · ·	25
17. Design Consideration · · · · · · · · · · · · · · · · · · ·	26



. P	art 1 Overview
1. Description The LRS1337 is a combination m flash memory and 262,144×16 bit stat	
Features	
OPower supply	· · · · 2.7 V to 3.6 V
Operating temperature	\cdots -25 $^{\circ}$ to $+85$ $^{\circ}$
ONot designed or rated as radiation har	dened
O 72 pin CSP (LCSP072-P-0811) r	·
OFlash memory has P type bulk silicon,	and SRAM has P –type bulk silicon.
Flash Memory	00 ng (May)
OAccess Time	· · · · 90 ns (Max.)
Operating current (The current for F–V _c	c pin and F-V _{CCW} pin)
Read	· · · · 25 mA (Max. t _{cycle} =200ns)
Word write	· · · · 57 mA (Max.)
Block erase	· · · · 42 mA (Max.)
OStandby current (The current for $F-V_{cc}$	pin) $ \begin{array}{ccccccccccccccccccccccccccccccccccc$
Optimized Array Blocking Architecture	for each Bank.
Two 4k-word Boot Blocks	
Six 4k-word Parameter Bloc	ks
Thirty-one 32k-word Main B	locks
Bottom Boot Location	
O Extended Cycling Capability	
100,000 Block Erase Cycles	
O Enhanced Automated Suspend Options	
Word Write Suspend t	o Read
Block Erase Suspend to	Word Write
Block Erase Suspend to Re	ad
SRAM	
OAccess Time	· · · · 85 ns (Max.)
1	
Operating current	· · · · 45 mA (Max.)
	$\cdot \cdot \cdot \cdot 8$ mA (Max. t_{RC} , $t_{WC}=1 \mu s$)
OStandby current	\cdots 15 μ A (Max.)
OData retention current	· · · · 15 μ A (Max. V_{CCDR} =3.0V)



2. Pin Configuration - INDEX 2 3 9 4 5 7 8 10 12 6 11 $\widehat{\boldsymbol{A}}_{15}$ A₁₃ A₁₂ A A₁₄ NCNC NC $(F-\overline{BE}_1)$ (F-GND) NC NC A A₁₆ A_9 $\overline{DQ_{15}}$ $(S-\overline{WE})$ \overline{DQ}_{14} DQ_7 A_8 \mathbf{A}_{10} В (S-A₁₇) $\overline{DQ_i}$ $\overline{DQ_{13}}$ T_5 T_{ι} DQ_6 DQ_5 $(F-\overline{WE})$ \mathbb{C} \widehat{DQ}_{12} T_4 S-V_{cc} $(F-\overline{RP})$ T_2 S-CE₂ $(F-V_{cc})$ GND D (F-V_{ccv}) (F-A₁₉) DQ_{11} T_3 DQ_{10} $(F-\overline{WP})$ DQ_2 DQ_3 E $(S-\overline{OE})$ DQ \overline{DQ}_1 $(S-\overline{L}\overline{B})$ NC DQ_s DQ_0 F $S-\overline{UB}$ \mathbf{A}_3 A_2 S-CE $\left(F-A_{17}\right)$ A_6 F-A₁₈ A_7 Λ_{i} G (F-BE (F-GND) $(F-\overline{OE})$ NC \mathbf{A}_{1} NC NC NC NCNC A_5 Н (Top View)

Note: Two pins of corner are connected. From T_1 to T_5 are needed to be open.

Pin	Description	Туре
A ₀ to A ₁₆	Address Inputs (Common)	Input
F-A ₁₇ to F-A ₁₉	Address Inputs (Flash)	Input
S-A ₁₇	Address Input (SRAM)	Input
$\overline{F-BE_0}$, $\overline{F-BE_1}$	Bank Enable Inputs(Flash)	Input
$\overline{S-\overline{CE}_1}$, $S-\overline{CE}_2$	Chip Enable Inputs(SRAM)	Input
F-WE	Write Enable Input (Flash)	Input
S-WE	Write Enable Input (SRAM)	Input
F- OE	Output Enable Input(Flash)	Input
S-OE	Output Enable Input (SRAM)	Input
S-LB	SRAM Byte Enable Input(DQ $_0$ to DQ $_7$)	Input
S- UB	SRAM Byte Enable Input(DQ 8 to DQ 15)	Input
F-RP	Reset Power Down Input (Flash)	Input
	Block erase and Write: V _{III}	
	Read: V _{IH}	
	Reset Power Down: V _{IL}	
F-WP	Write Protect Input (Flash)	Input
	Two Boot Blocks Locked: V _{IL}	
DQ $_{0}$ to DQ $_{15}$	Data Inputs and Outputs (Common)	Input/Output
F-V _{CC}	Write,Erase Power Supply(Flash)	Power
S-V _{CC}	Power Supply(SRAM)	Power
F-V _{CCW}	Write,Erase Power Supply(Flash)	Power
	Block Erase and Write:F-V _{CCW} =V _{CCWLK}	
	All Blocks Locked: F-V _{CC} < V _{CCWLK}	
F-GND	GND (Flash)	Power
GND	GND (Common)	Power
NC	Non Connection	_
T_1 to T_5	Test pins(Should be open)	_



3. Truth Tabl	e (* 1)																		
Flash	SRAM	Note	F-BE 0,1	F-RP	F-OE	F-WE	S-CE 1	S-CE 2	S-OE	S-WE	S-LB	S-UB	DQ o to DQ 15						
Read		*3, 5, 6			L	Н							Dout						
Output Disable	Standby	* 5, 6	L	Н	Н	п	*	7	X	Х	•	* 7	High-Z						
Write		*2, 3, 4, 5, 6			L							Din							
	Read			иу				:	L	Н		*8							
Stondby	Output		н		х	Х	х	Х	L	н	Н	Н	X	X					
Disable		п	11	1				21		_		X	Х	Н	H	High-Z			
	Write									L	L		*	k 8					
	Read							_					L	Н		;	* 8		
Reset Power	Output	 		1.				3,7	,		Н	H	X	X					
Down	Disable		X	L	X	X	L	H	Х	X	Н	Н	High-Z						
_	Write								L	L		*	•8						
Standby	C4 Y	* 5	Н	Н	х	Х									х	х		_	U: ab 7
Reset Power Down	Standby	* 5	Х	H L H L	Λ	Λ.	*	· 7	^	Λ	*	:7	High-Z						


- Notes) *1. L= V_{1L} , H= V_{1H} , X=H or L. Refer to DC Characteristics.
 - *2. Command writes involving block erase, bank erase, word write or lock-bit configuration are reliably executed when $F-V_{CCW}=V_{CCWH}$ and $F-V_{CC}=2.7$ V to 3.6 V.
 - *3. Never hold $F \cdot \overline{OE}$ low and $F \cdot \overline{WE}$ low at the same timing.
 - *4. Refer Section 5. Flash Memory Comand Definition for valid DIN during a write operation.
 - *5. $F \overline{WP}$ set to V_{IL} or V_{IH} .
 - *6. Both $F \overline{BE}_0$ and $F \overline{BE}_1$ must not be low at the same time. *7) SRAM Standby Mode

		P	in	
Mode	S-CE ₁	S-CE ₂	S-LB	S-UB
	Н	X	Х	X
Standby (SRAM)	Х	L	Х	Х
	Х	Х	Н	Н

*8) S-LB, S-UB Control Mode

Mode (SRAM)	S- LB	S-UB	DQ $_{0}$ to DQ $_{7}$	DQ 8 to DQ 15
	L	L	Dout/Din	Dout/Din
Read/Write	L	Н	Dout/Din	High-Z
	Н	L	High-Z	Dout/Din

4. Block Diagram





5 Command Definitions for Flash Memory (*1)

				First Bus C	ycl <u>e</u>	Sec	ond Bus Cy	cle
Command	Bus Cycles Req'd.	Note	Oper(*2)	Address (*3)	Data (*3)	Oper(*2)	Address (*3)	Data (*3)
Read Array/Reset	1		Write	XA	FFH			
Read Identifier Codes	≥2	*4	Write	XA	90H	Read	IA	ID
Read Status Register	2		Write	XA	70H	Read	XA	SRD
Clear Status Register	1		Write	XA	50H			
Block Erase	2	*5	Write	BA	20H	Write	BA	DOH
Bank Erase	2		Write	XA	30H	Write	XA	DOH
Word Write	2	*5	Write	WA	40H or 10H	Write	WA	WD
Block Erase and Word Write Suspend	1	*5	Write	XA	ВОН			
Block Erase and Word Write Resume	1	*5	Write	XA	D0H			
Set Block Lock-Bits	2	*7	Write	BA	60H	Write	BA	01H
Clear Block Lock-Bits	2	* 6,7	Write	XA	60H	Write	XA	DOH
Set Permanent Lock-Bits	2	*8	Write	XA	60H	Write	XA	F1H

Note)

- *1. Commands other than those shown above are reserved by SHARP for future device implementations and should not be used.
- *2. BUS operations are defined in 3. Truth Table.
- *3. XA=Any valid address within the device.

IA=Identifier Code Address.

BA=Address within the block being erased.

WA=Address of memory location to be written.

SRD=Data read from status register. See the next section "Status Register Definition" WD=Data to be written at location WA. Data is latched on the rising edge of F-WE or F-BE [F-BE, F-BE,] (whichever goes high first).

ID=Data read from identifier codes.

- *4. See Identifier Codes at the next page.
- *5. See Write Protection Alternatives at the next page.
- *6. The clear block lock-bits operation simulatneoulsy clears all block lock-bits.
- *7. If the permanent lock-bit is set, Set Block Lock-Bit and Clear Block Lock-Bits commands can not be done.
- *8. Once the permanent lock-bit is set, it cannot be cleared.



Identifier Codes

	Address [A ₁₉ -A ₀]	Data [DQ ₁₅ -DQ ₀]
	00000Н	ООВОН
	00001H	00E1H
Unlocked	$BA^{(*1)} + 2$	DQ ₀ =0 (*2)
locked	$BA^{(*1)} + 2$	00B0H 00E1H DQ ₀ =0 (*2 DQ ₀ =1 (*2) DQ ₀ =0 (*2)
Unlocked	00003H	DQ ₀ =0 (*2)
locked	00003H	DQ ₀ =1 (*2)
	locked Unlocked	[A ₁₉ -A ₀] 00000H 00001H Unlocked BA ^(*1) + 2 locked BA ^(*1) + 2 Unlocked 00003H

NOTE: 1. BA selects the specific block lock configuration code to be read.

2. $DQ_{15} \cdot DQ_1$ are reserved for future use.

		Write Prote	ction Alte	rnativ	es
F-V _{CCW}	F-RP	Permanent Lock-Bit	Block Lock-Bit	F-WP	Effect
\leq V _{CCWLK}	X	X	Х	X	All Blocks Locked.
>V _{ccwlk}	VIL	X	X	X	All Blocks Locked.
	VIH	X	0		2 Boot Blocks Locked.
					Block Erase and Word Write Enabled.
			1	V _{IL}	Block Erase and Word Write Disabled.
				V _{IH}	Block Erase and Word Write Disabled.
\leq V_{CCWLK}	X	X	X		All Blocks Locked.
>V _{CCWLK}	V _{IL}	X	Х	X	All Blocks Locked.
	V _{IH}	X	X	V _{IL}	All Unlocked Blocks are Erased.
					2 Boot Blocks and Locked Blocks
					are NOT Erased.
				VIR	All Unlocked Blocks are Earsed.
					Locked Blocks are NOT Erased.
≤V _{CCWLK}	1	X		X	Set Block Lock-Bit Disabled.
>V _{CCWLK}		X		X	Set Block Lock-Bit Disabled.
	VIH	0	X	X	Set Block Lock-Bit Enabled.
		1		X	Set Block Lock-Bit Disabled.
	1	X			Clear Block Lock-Bits Disabled.
>V _{ccwlk}	1	X			Clear Block Lock-Bits Disabled.
	VIH	0			Clear Block Lock-Bits Enabled.
		11			Clear Block Lock-Bits Disabled.
≤V _{CCWLK}	X	X			Set Permanent Lock-Bit Disabled.
>V _{ccwlk}		X			Set Permanent Lock–Bit Disabled.
	VIH	X	X	X	Set Permanent Lock-Bit Enabled.
	SVCCWLK >VCCWLK SVCCWLK >VCCWLK >VCCWLK SVCCWLK SVCCWLK SVCCWLK	$ \begin{array}{c cccc} F \cdot V_{\text{CCWLK}} & F \cdot \overline{RP} \\ & \leq V_{\text{CCWLK}} & X \\ & > V_{\text{CCWLK}} & V_{\text{IL}} \\ \hline & & & & & & & & \\ & \geq V_{\text{CCWLK}} & X \\ & > V_{\text{CCWLK}} & V_{\text{IL}} \\ \hline & & & & & & & \\ & > V_{\text{CCWLK}} & X \\ & > V_{\text{CCWLK}} & X \\ & > V_{\text{CCWLK}} & X \\ \hline & & & & & & \\ & > V_{\text{CCWLK}} & X \\ & > V_{\text{CCWLK}} & X \\ \hline & & & & & & \\ & > V_{\text{CCWLK}} & X \\ \hline & & & & & \\ & > V_{\text{CCWLK}} & X \\ \hline & & & & & \\ & > V_{\text{CCWLK}} & X \\ \hline & & & & & \\ & > V_{\text{CCWLK}} & X \\ \hline & & & & & \\ & > V_{\text{CCWLK}} & X \\ \hline & & & & & \\ & > V_{\text{CCWLK}} & X \\ \hline & & & & & \\ & > V_{\text{CCWLK}} & X \\ \hline & & & & & \\ & > V_{\text{CCWLK}} & X \\ \hline & & & & & \\ & > V_{\text{CCWLK}} & X \\ \hline & & & & \\ & > V_{\text{CCWLK}} & X \\ \hline & & & & \\ & > V_{\text{CCWLK}} & V_{\text{IL}} \\ \hline \end{array} $	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$

SHARP

6	Status	Register	Definition
٠.	Status	MCBISICI	Dermittion

WSMS	BESS	ECBLBS	WWSLBS	VCCWS	WWSS	DPS	R
7	6	5	4	3	2	1	0

NOTES:

- SR.7 = WRITE STATE MACHINE STATUS(WSMS)
 - 1 = Ready
 - 0 = Busy
- SR.6 = BLOCK ERASE SUSPEND STATUS(BESS)
 - 1 = Block Erase Suspended
 - 0 = Block Erase in Progress/Completed
- S R . 5 = ERASE AND CLEAR BLOCK LOCK-BITS STATUS (ECBLBS)
 - 1 = Error in Block Erase, Bank Erase or Clear Block Lock-Bits
 - 0 = Successful Block Erase, Bank Erase or Clear Block Lock-Bits
- SR.4 = WORDWRITE AND SET LOCK-BIT STATUS (WWSLBS)
 - 1 = Error inWord Write or Set Block /Permanent Lock-Bit
 - 0 = Successful Word Write or Set Block /Permanent Lock-Bits
- $SR.3 = V_{CCW} STATUS (VCCWS)$
 - $1 = V_{CCW}$ Low Detect, Operation Abort
 - $0 = V_{CCW} OK$
- SR.2 = WORDWRITE SUSPENDED STATUS (WWSS)
 - 1 = WordWrite Suspended
 - 0 = Word
- S R.1= DEVICE PROTECT STATUS (D P S)
 - 1 = Block Lock-Bits, Permanent Lock-Bit and/or F-WP Lock Detected, Operation Abort
 - 0 = Unlock
- S R. O = RESERVED FOR FUTURE ENHANCEMENTS (R)

Check SR.7 to determine block erase, write or lock-bit bank erase. word configuration completion. SR. 6-0 are invalid while SR. 7="0".

If both SR.5 and SR.4 are "1"s after a block erase, bank erase or lock-bit configuration attempt, an improper command sequence was entered.

SR.3 does not provide a continuous indication of $F-V_{CCW}$ level. The WSM interrogates and indicates the F-V_{CCW} level only after Block Erase, Bank Erase, Word Write or Lock-Bit Configuration command sequences. SR. 3 is not guaranteed to reports accurate feedback only when $F-V_{CCW} \neq F-V_{CCWH1/2}$.

SR.1 does not provide a continuous indication of permanent and block lock-bit and F-WP values The WSM interrogates the permanent lock-bit, block lock-bit and F-WP only after Block Erase, Bank Erase, Word Write or Lock-Bit Configuration command sequences. It informs the system, depending on the attempted operation, if the block lock-bit is set, permanent lock-Write in Progress/Completed bit is set and/or F-WP is F-V_{IL.} Reading the block lock and permanent lock configuration codes after writing the Read Identifier Codes command indicates permanent and block lock-bit status.

> SR.0 is reserved for future use and should be masked out when polling the status register.



iress	Me	emory N			
11 CSS 19- A 0]			Address [A ₁₈ -A ₀]		
FFF 1000	32K-word Main Block	30	FFFFF	32K-word Main Block	30
FFF	32K-word Main Block	29	F8000 F7FFF	32K-word Main Block	29
FFF -	32K-word Main Block	28	F0000 EFFFF	32K-word Main Block	28
FFF -	32K-word Main Block	27	E8000 E7FFF	32K-word Main Block	27
FFF —	32K-word Main Block	26	DFFFF	32K-word Main Block	26
000 FFF	32K-word Main Block	25	D8000 D7FFF	32K-word Main Block	
FFF	32K-word Main Block		DOOOO CFFFF		25
FFF		24	C8000 C7FFF	32K-word Main Block	24
OOO FFF	32K-word Main Block	23	C0000 BFFFF	32K-word Main Block	23
OOO FFF	32K-word Main Block	22	B8000 B7FFF	32K-word Main Block	22
000 FFF	32K-word Main Block	21	B0000 AFFFF	32K-word Main Block	21
000	32K-word Main Block	20	A8000	32K-word Main Block	20
000	32K-word Main Block	19	A7FFF A0000	32K-word Main Block	19
FFF 000	32K-word Main Block	18	9FFFF 98000	32K-word Main Block	18
FFF 000	32K-word Main Block	17	97FFF 90000	32K-word Main Block	17
FFF 000	32K-word Main Block	16	8FFFF 88000	32K-word Main Block	16
FFF 000	32K-word Main Block	15	87FFF 80000	32K-word Main Block	15
FFF 000	32K-word Main Block	14	7FFFF	32K-word Main Block	14
FFF 000	32K-word Main Block	13	78000 77FFF 70000	32K-word Main Block	13
FFF 000	32K-word Main Block	12	6FFFF 68000	32K-word Main Block	12
FFF 000	32K-word Main Block	11	67FFF	32K-word Main Block	11
FFF 000	32K-word Main Block	10	60000 5FFFF	32K-word Main Block	10
FFF 000	32K-word Main Block	9	58000 57FFF	32K-word Main Block	9
FFF 000	32K-word Main Block	8	50000 4FFFF	32K-word Main Block	8
FFF -	32K-word Main Block	7	48000 47FFF	32K-word Main Block	$\frac{3}{7}$
FFF	32K-word Main Block	6	40000 3FFFF	32K-word Main Block	6
000 FFF	32K-word Main Block	5	38000 37FFF	32K-word Main Block	5
FFF -	32K-word Main Block	4	30000 2FFFF	32K-word Main Block	4
FFF	32K-word Main Block	3	28000 27FFF	32K-word Main Block	3
000 FFF	32K-word Main Block	2	20000 1FFFF	32K-word Main Block	2
FFF -	32K-word Main Block	1	18000 17FFF	32K-word Main Block	1
000 FFF	32K-word Main Block	0	10000 0FFFF	32K-word Main Block	0
FFF	4K-word Parameter Boot Block	5	08000 07FFF	4K-word Parameter Boot Block	
FFF -	4K-word Parameter Boot Block		07000 06FFF		
₽ <u>₽₽</u> ₽		4	06000 05FFF	4K-word Parameter Boot Block	4
OOO FFF	4K-word Parameter Boot Block	3	05000 04FFF	4K-word Parameter Boot Block	3
₩	4K-word Parameter Boot Block	2	83,200	4K-word Parameter Boot Block	2
000 FFF	4K-word Parameter Boot Block 4K-word Parameter Boot Block	0	03000 02FFF	4K-word Parameter Boot Block	1
000 FFF	4K-word Boot Block	1	02000 01FFF	4K-word Parameter Boot Block	0
PP			01000 00FFF	4K-word Boot Block	1
000	4K-word Boot Block	0	00000	4K-word Boot Block	0
	Bottom Boot			Bottom Boot	
	Bank0 (F- \overline{BE}_{0} ="L", F- \overline{BE}_{1} ="H")			Bank1	



8. Absolute Maximum Ratings

Parameter	Symbol	Ratings	Unit
Supply voltage (*1)	V _{cc}	-0.2 to $+4.6$	V
Input voltage (*1,2)	V _{IN}	-0.2 (*3) to 3.9	V
Operating temperature	T _{opr}	-25 to +85	\mathcal{C}
Storage temperature	T _{stg}	-65 to 125	r
F-V _{ccw} voltage (*1)	F-V _{CCW}	-0.3(*3) to +4.6	V

Notes) *1. The maximum applicable voltage on any pins with respect to GND.

- *2. Except F-V_{CC}, F-V_{CCW}.
- *3. -2.0V undershoot is allowed when the pulse width is less than 20nsec.

9. Recommended DC Operating Conditions

$$(T_a = -25^{\circ}C \text{ to } +85^{\circ}C)$$

Parameter	Symbol	Min.	Typ.	Max.	Unit
Supply voltage	V _{cc}	2.7	3.0	3.6	V
Input voltage	V _{IH}	2.0		$V_{cc} + 0.2 (*1)$	V
	V _{IL}	-0.2 (*2)		0.4	V

Notes) *1. V_{cc} is the lower one of S- V_{cc} and F- V_{cc} .

*2. -2.0V undershoot is allowed when the pulse width is less than 20nsec.

10. Pin Capacitance

$$(T_a=25^{\circ}C, f=1MHz)$$

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	
Input capacitance	C _{IN}	V _{IN} =OV			30	pF	*1
I/O capacitance	C _{1/0}	V _{1/0} =OV			34	pF	*1

Note) *1 Sampled but not 100% tested



	Parameter	Symbol	Conditions	Min.	Typ. (*1)	Max.	Uni
Inpu	it leakage current(I_{LI})	ILI	$V_{IN} = V_{CC}$ or GND	-2		+2	μ A
Outpu	it leakage current (I _{LO})	I _{LO}	V _{OUT} =V _{CC} or GND	-2		+2	μΑ
F-V _{cc}	V _{cc} Standby Current	I _{ccs} (*3)	$F-\overline{BE}=F-\overline{RP}=F-V_{CC}\pm 0.2^{\circ}$ $F-\overline{WP}=F-V_{CC}\pm 0.2V$ or $F-GND\pm 0.2V$	V	4	20	μΑ
			F-BE=F-RP=V _{IH} F-WP=V _{IH} or V _{IL}		0.4	4	mA
	Auto Power-Save Current	I_{CCAS} (*2, 3)	$F-\overline{BE}=GND\pm0.2V$		4	20	μ β
	Reset Power-Down Current	I_{CCD}	$F-\overline{RP}=F-GND\pm0.2V,$ $I_{OUT}(F-RY/\overline{BY})=0mA$		4	20	μΑ
	V _{cc} Read Current	I _{CCR}	CMOS Input F-BE=F-GND, f=5MHz, I _{OUT}	=OmA	15	25	mA
		(*3)	TTL Input $F-\overline{BE}=F-GND$, $f=5MHz$, I_{OUT}	=OmA		30	mA
	V _{cc} Word Write or Set Lock-Bit Current	Iccw	F-V _{CCW} =V _{CCWH}		5	17	mA
	V _{CC} Block Erase, Bank Erase or Clear Block Lock-Bits Current	I _{CCE}	F-V _{CCW} =V _{CCW1}		4	17	mA
	V_{CC} Word Write Block Erase Suspend Current	${ m I}_{ m CCWS}$ ${ m I}_{ m CCES}$	$F-\overline{BE}=V_{IH}$		1	6	mA
F-V _{ccw}	V _{CCW} Standby or	I_{CCWS}	$F-V_{CCW} = F-V_{CC}$		±4.0	±20	μΑ
	Read Current	I_{CCWR}	$F-V_{CCW} > F-V_{CC}$		10	200	μΑ
	V _{CCW} Auto Power-Save Current	I_{CCWAS} (*2,3)	$F-\overline{BE}=GND\pm0.2V$		0.2	5	μΑ
	V _{CCW} Reset Power-Down Current	I_{CCWD}	$F-\overline{RP}=F-GND\pm0.2V$		0.2	5	μΑ
	V _{CCW} Word Write or Set Lock-Bit Current	I_{CCWW}	$F-V_{CCW} = V_{CCWH}$		12	40	mA
	V _{CCW} Block Erase, Bank Erase or Clear Block Lock-Bits Current	I _{ccwe}	$F-V_{CCW} = V_{CCWH}$		8	25	mA
	V _{CCW} Word Write or Block Erase Suspend Current	$\begin{array}{c} I_{\text{CCWWS}} \\ I_{\text{CCWES}} \end{array}$	F-V _{CCW} =V _{CCWH}		10	200	μΑ
S-V _{cc}	Standby Current	I_{SB}	$S-\overline{CE}_1$, $S-CE_2 \ge S-V_{CC}-0.2V$ or $S-CE_2 \le 0.2V$		1.0	15	μ A
		I_{SB1}	$S-\overline{CE}_1=V_{III}$ or $S-CE_2=V_{IL}$:		3	mA
	Operation Current	I_{CC1}	$\begin{array}{c c} S - \overline{CE}_1 = V_{IL}, & & & t_{CYCLE} = \\ S - CE_2 = V_{IH} & & & I_{L/\theta} = 0 \\ V_{IN} = V_{IL} \text{ or } V_{III} & & & \end{array}$	1 1		45	mA
		I_{cc_2}	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			8	mA

SHARP

DC Characteristics (Continu	ıe)	$(T_a = -25 \% \text{ to})$	+85 ℃	$V_{cc} =$	2.7 V to	3.6 V
Parameter	Symbol	Test Conditions	Min.	Typ. (*1)	Max.	Unit
Input Low Voltage	V.,		-0.2		0.4	V
Input High Voltage	V _{IH}		2.0		V _{cc} +0.2	V
Output Low Voltage	V _{OL}	I _{OL} =0.5mA			0.4	V
Output High Voltage (CMOS)	V _{OH1}	$I_{OH} = -0.5 \text{mA}$	2.0			V
F-V _{CCW} Lockout during Normal Operations	V _{CCWLK} (*4)	:			1.5	V
F-V _{CCW} during Block Erase, Bank Erase, Word Write or Lock-Bit Configuration Operations	V _{ссин}		2.7		3. 6	V
F-V _{cc} Lockout Voltage	V _{LKO}		2.0			v

Notes)

- 1. Reference values at $V_{\rm CC}$ =3.0V and T_a =+25°C.
- 2. The Automatic Power Savings (APS) feature is placed automatically power save mode that addresses not switching more than 300ns while read mode.
- 3. CMOS inputs are either V_{CC} $\pm 0.2 \text{V}$ or GND $\pm 0.2 \text{V}$. TTL inputs are either V_{IL} or V_{IH} .
- 4. Block erases, bank erases, word writes and lock-bits configurations are inhibited when $F \cdot V_{\text{CCW}} \leq V_{\text{CCWLK}}$ and not guaranteed in the range between V_{CCWLK} (Max) and V_{CCWH} (Min), and above V_{CCWH} (Max).



12. Flash memory AC Characteristics

AC Test Condtions

Input pulse level	0 V to 2.7 V
Input rise and fall time	10 ns
Input and Output timing Ref. level	1.35 V
Output load	1TTL+C _L (50pF)

Read Cycle $(T_a = -25 \,^{\circ}\text{C}_{to} + 85 \,^{\circ}\text{C}_{, V_{CC}} = 2.7 \,^{\circ}\text{V}_{to} = 3.6 \,^{\circ}\text{V}_{)}$

Parameter	Sym.	Min.	Max.	Unit]
Read Cycle Time	tavav	90		ns	
Address to Output Delay	t _{avqv}		90	ns	
F-BE to Output Delay	t _{ELQV}		90	ns	*
F-RP High to Output Delay	t _{PHQV}		600	ns	
F-OE to Output Delay	t _{GLQV}		55	ns	*
F-BE to Output in Low Z	t _{ELQX} .	0		ns	
F-BE High to Output in High Z	t _{ehqz}		55	ns	
F-OE to Output in Low Z	t _{GLQX}	0		ns	
F-OE High to Output in High Z	t _{GHQZ}		30	ns	
Output Hold from Address, F-BE or F-OE Change, Whichever Occurs First	t _{oH}	0		ns	

Notes)

*1. $F \cdot \overline{OE}$ may be delayed up to $t_{ELQV} \cdot t_{GLQV}$ after the falling edge of $F \cdot \overline{BE}_0$ or $F \cdot \overline{BE}_1$ without impact on t_{ELQV} .

Write Cycle (F-WE Controlled) (*2)

 $(T_a=~-25\,{\rm ^{\circ}C}$ to $+85\,{\rm ^{\circ}C}$, $V_{cc}=2.7$ V to 3.6 V)

Parameter	Sym.	Min.	Max.	Unit]
Write Cycle Time	tavav	90		ns	1
F.RP High Recovery to F.WE going to Low	t _{PHWL}	1	-	μs	1
F-BE Setup to F-WE Going Low	telwl	15		ns	1
F.WE Pulse Width	t _{WLWH}	60		ns	1
F-WP V _{IH} Setup to F-WE Going High	t _{shwh}	115		ns	1
F-V _{CCW} Setup to F-WE Going High	t _{VPWH}	115		ns	1
Address Setup to F-WE Going High	t _{AVWH}	60		ns	*:
Data Setup to F-WE Going High	t _{DVWH}	60		ns	*:
Data Hold from F-WE High	t _{whDX}	5		ns	
Address Hold from F-WE High	t _{whax}	5		ns	
F.BE Hold from F.WE High	t _{when}	10		ns	
F-WE Pulse Width High	twhwL	20		ns	
Write Recovery before Read	t whoL	5		ns	
F-V _{CCW} Hold from Valid SRD	tqvvL	0		ns	
F-WP V _{IH} Hold from Valid SRD	t _{qvsL}	0		ns	



Write Cycle (F-BE Controlled) (*4)	$(T_a = -25)$	℃ to +85 °	$^{\circ}$, $^{\circ}$, $^{\circ}$	2.7 V t	o3.6 V)
Parameter	Sym.	Min.	Max.	Unit	
Write Cycle Time	t _{avav}	90		ns	
F-RP High Recovery to F-BE going to Low	t _{PHEL}	1		μs	
F-WE Setup to F-BE Going Low	twler	0		ns	
F-BE Pulse Width	t _{eleh}	70		ns	_
F-WP V _{IM} Setup to F-BE Going High	t _{sheh}	115		ns	
F-V _{CC®} Setup to F-BE Going High	t _{vPEH}	115		ns	
Address Setup to F–BE Going High	t _{aveh}	60		ns	* 3
Data Setup to F-BE Going High	t _{DVEH}	60		ns	* 3
Data Hold from F-BE High	t _{ehdx}	5		ns	
Address Hold from F-BE High	t _{ehax}	5		ns	_
F-WE Hold from F-BE High	t _{ehwh}	0		ns	_
F-BE Pulse Width High	t _{ehel}	25		ns	
Write Recovery before Read	t _{EHGL}	5		ns	
F-V _{CCW} Hold from Valid SRD	t _{QVVL}	0		ns	
F-WP V _{IH} Hold from Valid SRD	t _{qvsl}	0		ns	

- Notes) *2. Read timing caracteristics during block erase , bank erase , word write and lock-bit configuration operations are the same as during read-only operations.

 Refer to AC Characteristics for read-only operations.
 - *3. Refer to Section 5. Flash Memory Command Definition for valid AIN and DIN for block erase, bank erase, word write or lock-bit configuration.
 - *4. In system where $F \cdot \overline{BE}$ defines the pulse width (within a longer $F \cdot \overline{WE}$ timing waveform), all setup, hold, and inactive $F \cdot \overline{WE}$ times should be measured relative to the $F \cdot \overline{BE}$ waveform.

SHARP

Block Erase, Bank Erase, Word Write and Lock-Bits Configuration Performance


(T_a= $-25\,\text{°C}$ to $+85\,\text{°C}$, V_{cc}= 2.7 V to 3.6 V)

				V to 3.6 V		
Sym.		Parameter	Typ. (*4)	Max.	Unit	
t_{whov1}	Word	32K-word	33	200	μs	
$t_{\text{EHQV}_1} \\$	Write Time	Block	00	200	μ3	
		4K-word	36	200	μs	
		Block		200	μ 3	
	Block Write	32K-word	1.1	4	S	
	Time	Blcok	1,1	4		
		4K-word	0. 15	0.5	s	
		Block	0.10	0.3		
t_{WHQV2}	Block Erase	32K-word	1.2	6	s	
$t_{\mathtt{EHQV2}}$	Time	Block	1.2		3	
		4K-word	0.0		S	
		Block	0.6	5	3	
	Bank Erase Tim	e	42.0	210	s	
t _{WHQV3}	Set Lock-Bit T	ime	56	200		
t _{EHQV3}			30	200	μs	
twHQV4	Clear Block Lo	ck-Bits Time	1	5		
t _{EHQV4}			1	J	S	
t _{WHRZ1}	Word Write	Suspend	6.0	15.0	_	
t _{EHRZ1}	Latency Time t	o Read	0.0	15.0	μS	
t _{WHRZ2}	Erase Suspend		100	00.0	_	Ī
t_{EHRZ2}	to Read		16.0	30.0	μ S	


Notes) *4. Reference values at $T_a = +25$ °C and $V_{cc} = 3.0$ V, $V_{ccw} = 3.0$ V. Assumes corresponding lock-bits are not set. Subject to change based on device characterization.

*5. Excludes system-level overhead.










NOTES:

- *1. V_{CC} power-up and standby.
- *2. Write each setup command.
- *3. Write each comfirm command or valid address and data.
- *4. Automated erase or program delay.
- *5. Read status register data.
- *6. Write Read Array command.





NOTES:

- *1. V_{CC} power-up and standby.
- *2. Write each setup command.
- *3. Write each comfirm command or valid address and data.
- *4. Automated erase or program delay.
- *5. Read status register data.
- *6. Write Read Array command.



 $F \cdot V_{cc}$ 2.7V to $F \cdot \overline{RP}$ High


$\frac{\text{Reset Operations}}{\text{(T_a = -25 U)}}$	to +85	C, V _{cc}	= 2.70	to 3.6 V	<i>()</i>
Parameter	Sym.	Min.	Max.	Unit	
F-RP Pulse Low Time (If F-RP is tied to Vcc, this specification is not applicable.)	t _{PLPH}	100		ns	
F-RP Low to Reset during Block Erase, Bank Erase, Word Write or Lock-bit Configuration *1	t _{PLRZ}		30	μs	*


Notes) *1. If F-RP is asserted while a block erase, bank erase, word write or lock-bit configuration operation is not executing, the reset will complete with 100ns.

*2. A reset time, t_{PHQV} is required from the later of $F - \overline{RP}$ going high until outputs are valid.

*3. When the device power-up, holding $F-\overline{RP}$ low minimum 100ns is required after V_{cc} has been in predefined range and also has been in stable there.

AC Waveform for Reset Operation





(B) F-RP Rising Timing

100

*2 *2



13. SRAM AC Electrical Characteristics

SRAM AC Test Conditions

Input pulse level	0.4 V to 2.2 V				
Input rise and fall time	5 ns				
Input and Output timing Ref.level	1.5 V				
Output load	1TTL+C _L (30pF) (*1)				

Note) *1. Including scope and jig capacitance.

Read Cycle

 $(T_a\text{=}~-25~\text{\% to}~+85~\text{\%}~,~V_{\text{cc}}\text{=}~2.7~\text{V to}~3.6~\text{V})$

					_
Parameter	Sym.	Min.	Max.	Unit	
Read Cycle Time	t _{RC}	85		ns	
Address access time	t _{AA}		85	ns]
Chip enable access time (S-CE ₁)	t _{ACE1}		85	ns	1
(S - CE ₂)	t _{ACE2}		85	ns	
Byte enable access time	t _{BE}		85	ns	
Output enable to output valid	t _{oE}		45	ns	
Output hold from address change	t _{oH}	15		ns	
$S - \overline{CE_1}$, $S - CE_2$ Low $(S - \overline{CE_1})$	t _{LZ1}	10		ns	*2
to output active $(S-CE_2)$	t _{LZ2}	10		ns	*2
S-OE Low to output active	toLz	5		ns	*2
S-UB or LB Low to	t _{BLZ}	10		ns	*2
output in High impedance					
$S - \overline{CE}_1$, $S - \overline{CE}_2$ High to $(S - \overline{CE}_1)$	t _{HZ1}	0	25	ns	*2
output in High impedance (S–CE ₂)	t _{HZ2}	0	25	ns	*2
S-OE High to output in High impedance	t _{OHZ}	0	25	ns	*2
S-UB or LB High to output active	t _{BHZ}	0	25	ns	*2

Write Cycle


 $(T_a = -25 \, ^{\circ}\!\! \text{C} \, \text{to} \, +85 \, ^{\circ}\!\! \text{C}$, $V_{\text{cc}} = 2.7 \, \text{V to} \, 3.6 \, \text{V}$)

Parameter	Sym.	Min.	Max.	Unit
Write cycle time	t _{wc}	85		ns
Chip enable to end of write	t _{cw}	70		ns
Address valid to end of write	t _{AW}	70	·	ns
Byte select time	t _{BW}	70		ns
Address setup time	t _{AS}	0		ns
Write pulse width	twp	60		ns
Write recovery time	t _{wr}	0		ns
Input data setup time	t _{DW}	35		ns
Input data hold time	t _{DH}	0		ns
S-WE High to output active	t _{ow}	5		ns
S-WE Low to output in High impedance	twz	0	25	ns

*2. Active output to High impedance and High impedance to output active tests specified for a $\pm 200 \text{mV}$ transition from steady state levels into the test load.


SHARP

SRAM AC Charaterestics Timing Chart




*3 S-WE is high for Read cycle.









Notes:

- *4. A write occurs during the overlap of a low $S-\overline{CE_1}$, a high $S-CE_2$ and a low $S-\overline{WE}$, A write begins at the latest transition among $S-\overline{CE_1}$ going low, $S-CE_2$ going high and $S-\overline{WE}$ going low.
 - A write ends at the earliest transition among $S-\overline{CE}_1$ going high, $S-CE_2$ going low and $S-\overline{WE}$ going high. two is measured from the beginning of write to the end of write.
- *5. tow is measured from the later of $S-\overline{CE_1}$ going low or $S-\overline{CE_2}$ going high to the end of write.
- *6. t_{BW} is measured from the time of going low $S \overline{-UB}$ or low $S \overline{-LB}$ to the end of write.
- *7. this is measured from the address valid to the beginning of write.
- *8. t_{RR} is measured from the end of write to the address change. t_{RR1} applies in case a write ends at $S-\overline{CE_1}$ or $S-\overline{WE}$ going high. t_{RR2} applies in case a write ends at $S-\overline{CE_2}$ going low.
- *9. During this period, DQ pins are in the output state, therefore the input signals of opposite phase to the outputs must not be applied.
- *10. If S-CE₁ goes low or S-CE₂ goes high simultaneously with S-WE going low or after S-WE going low, the outputs remain in high impedance state.
- *11. If $S-\overline{CE_1}$ goes high or $S-CE_2$ goes low simultaneously with $S-\overline{WE}$ going high or $S-\overline{WE}$ going high, the outputs remain in high impedance state.



14. SRAM Data Retention Characteristics


 $(T_s = -25 \% \text{ to} +85 \%)$

Parameter	Sym.	Conditions	Min.	Typ. (*1)	Max.	Unit
Data Retention	V _{CCDR}	$S-CE_2 \leq 0.2V$ or				
Supply volotage		$S - \overline{CE_1} \ge V_{CCDR} - 0.2V$ (*2)	1.5		3.6	V
Data Retention	ICCDR	V _{CCDR} =3. OV				
Supply current		S-CE ₂ ≤0.2V or				
		$S \cdot \overline{CE_1} \ge V_{CCDR} \cdot 0.2V $ (*2)		1.0	15	μΑ
Chip enable						
setup time	t_{CDR}		0			ns
Chip enable	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,					
hold time	t _R		t _{RC}			ns


Notes) *1. Reference value at $T_a=25$ °C, S- $V_{cc}=3$. OV.

*2. $S - \overline{CE}_1 \ge V_{CC} - 0.2V$, $S - CE_2 \ge V_{CC} - 0.2V$ ($S - \overline{CE}_1$ controlled) or $S - CE_2 \le 0.2V$ ($S - CE_2$ controlled)

Data Retention timing chart (S-CE1 Controlled) (*3)



Data Retention timing chart (S-CE2 Controlled)



Note) *3. To control the data retention mode at $S \cdot \overline{CE}_1$, fix the input level of $S \cdot CE_2$ between V_{CCDR} and $V_{CCDR} \cdot 0$. 2V or OV or O. 2V and during the data retetion mode.



15. Notes

This product is a stacked CSP package that a 32M (x16) bit Flash Memory and a 4M (x16) bit SRAM are assembled into.

Supply Power

Maximum difference (between F-V $_{\text{CC}}$ and S-V $_{\text{CC}}$) of the voltage is less than 0.3V.

Power Supply and Chip Enable of Flash Memory and SRAM

 $S-\overline{CE}_1$ should not be LOW and $S-CE_2$ should not be HIGH when $F-\overline{BE}_0$ or $F-\overline{BE}_1$ is LOW simultaneously.

If the two memories are active together, possibly they may not operate normally by interference noises or data collision on DQ bus.

Both $F-V_{CC}$ and $S-V_{CC}$ are needed to be applied by the recommended supply voltage at the same time except SRAM data retention mode.

Power UP Sequence

When turning on Flash memory power supply, keep $F-\overline{RP}$ LOW. After $F-V_{CC}$ reaches over 2.7V, keep $F-\overline{RP}$ LOW for more than 100nsec.

Device Decoupling

The power supply is needed to be designed carefully because one of the SRAM and the Flash Memory is in standby mode when the other is active. A careful decoupling of power supplies is necessary between SRAM and Flash Memory. Note peak current caused by transition of control signals ($F-\overline{BE}_0$, $F-\overline{BE}_1$, $S-\overline{CE}_1$, $S-\overline{CE}_2$).



16. Flash Memory Data Protection

Noises having a level exceeding the limit specified in the specification may be generated under specific operating conditions on some systems.

Such noises, when induced onto $\overline{F\text{-WP}}$ signal or power supply may be interpreted as false commands, causing undesired memory updating.

To protect the data stored in the flash memory against unwanted overwriting, systems operating with the flash memory should have the following write protect designs, as appropriate:

1) Protecting data in specific block

By setting a F-WP to low, only the boot block can be protected against overwriting.

Parameter and main blocks cannot be locked.

System program, etc., can be locked by storing them in the boot block.

When a high voltage is applied to $F-\overline{RP}$, overwrite operation is enabled for all blocks.

For further information on setting/resetting of block bit, and controlling of $F-\overline{WP}$ and $F-\overline{RP}$, refer to the specification. (See 5. Command Definitions P. 5)

2) Data protection through $F-V_{ccw}$

When the level of $F-V_{CCW}$ is lower than V_{CCMLK} (lockout voltage), write operation on the flash memory is disabled. All blocks are locked and the data in the blocks are completely write protected.

For the lockout voltage, refer to the specification. (See Chapter 11. DC Characteristics P.10)

Data protection during voltage transition

1) Data protection thorough F-RP

When the $F \cdot \overline{RP}$ is kept low during power up and power down sequence, write operation on the flash memory is disabled, write protecting all blocks.

For the details of $\overline{F} \cdot \overline{RP}$ control, refer to the specification. (See chapter 12. Flash Memory AC Electrical Characteristics)



17. Design Considerations

1. Power Supply Decoupling

To avoid a bad effect to the system by flash memory power switching characteristics, each device should have a $0.1\mu\,F$ ceramic capacitor connected between its $F-V_{CCW}$ and GND and between its $F-V_{CCW}$ and GND. Low inductance capacitors should be placed as close as possible to package leads.

2. F-V_{CCW} Trace on Printed Circuit Boards

Updating the memory contents of flash memories that reside in the target system requires that the printed circuit board designer pay attention to the V_{CCW} Power Supply trace. Use similar trace widths and layout considerations given to the V_{CC} power bus.

3. The Inhibition of Overwrite Operation


Please do not execute reprogramming "0" for the bit which has already been programed "0". Overwrite operation may generate unerasable bit. In case of reprogramming "0" to the data which has been programed "1".

- · Program "0" for the bit in which you want to change data from "1" to "0".
- · Program "1" for the bit which has already been programmed "0".

For example, changing data from "1011110110111101" to "101011011011110" requires "11101111111110" programming.

4. Power Supply

Block erase, bank erase, word write and lock-bit configuration with an invalid $F-V_{CCW}$ (See 11. DC Characteristics) produce spurious results and should not be attempted. Device operations at invalid $F-V_{CC}$ voltage (see 11. DC Characteristics) produce spurious results and should not be attempted.



SRAM, Flash Memory, Memory ICs, Stacked Chip Combo Chips Combination Chip Stack Chip