CMOS 4-bit 1 Chip Microcomputer

Piggyback type

Description

CXP5070 is a CMOS 4-bit 1 chip microcomputer of piggyback/evaluator combined type which has been developed for functional evaluation of the CXP5076/CXP5078.

Features

Instruction cycle 1.9 μs/4.19MHz

122 μs/32kHz

(Possible to select with

the program)

• ROM capacity Maximum 8K bytes

(EPROM 27C64 LCC)

• RAM capacity 448 × 4 bits

(Including stack area)

(32 × 4 bits is used in combination with the LCD

display memory.)

• 43 general purpose I/O ports


(When the combined pins specify the ports)

- LCD controller/driver (Possible to direct drive)
 - -Possible to select with the program the segment output of 16 to 32
 - -Possible to select with the program the duty of static, 1/2, 1/3 and 1/4
 - -Possible to select with the program the bias of 1/2 and 1/3
- 14-bit PWM output for D/A conversion
- Remote control receiving circuit
- 3-bit A/D converter (8 channels per circuit)
- 32kHz timer/event counter
- Power supply voltage detection reset function
- Low voltage operation (2.5V)when operating in 122 µs/32kHz
- 8 high current output port
- Rich wake-up function
- 8-bit/4-bit variable serial I/O
- 8-bit timer, 8-bit timer/event counter and 18-bit time base timer, independently controlled
- 2 kinds of power down modes of sleep and stop
- Power on reset circuit (mask option)
- Provided with 80 pin piggyback QFP


Note) Mask options are determined according to the CXP5070 category. For details refer to the product list.

Structure

Silicon gate CMOS IC




Block Diagram



(Common with serial I/O)

Pin Configuration Diagram (Top View)

- Note 1) PESEL pin serves to switch the I/O signal of the socket on top of the package from interface with the evaluator (Eva mode) to interface with EPROM (Piggyback mode). Setting PESEL pin to H level brings Eva mode to enable the connection with the evaluator. Setting it to L level brings piggy mode to enable the mounting of EPROM. For EVA, CAP-2 this switching is executed on the evaluator side. All there is to change is the plugging of EVACAP and EPROM otherwise no special measure is required.
 - 2) Do not make any connections to NC pins.



Pin Description

Symbol	Name	1/0	Equivalent Circuit	Description
VDD	Supply voltage	_		Positive voltage supply pin
Vss	Grounding voltage	_		GND pin
EXTAL	Clock input	ı	EXTAL O	Clock oscillation circuit input pin. Connect the crystal oscillator or ceramic resonator between the EXTAL and XTAL. To use an external clock input, connect the clock oscillation source to the EXTAL pin and open the XTAL pin.
XTAL	Clock output	0		Clock oscillation circuit output pin
RST	Reset	I/0	Output pull-up resistor (P-ch Tr) N-ch Tr output Schmitt inverter input	Serves as the incorporated power- on reset circuit output pin. When inputting a reset signal from the outside, provide 2 instruction cycles or longer of an "L" level (OV).
INT	External interrupt	ı		Serves as interrupt input pin. Permits the selection with a program of the edge and the level modes.
RMC	Remote control input	I	0	Remote control receiver input pin
PX2/SI	Port X Serial input	l	Schmitt inverter input	Doubles as a serial interface (8 bits) input pin and as bit "2" (input) of port X.
PX1/SO	Port X Serial output	I/0	Data — Output Select — (Note 2) Disable — Standby — (Only during tri-state output) — P — N — N — N — N — N — N — N — N — N	Doubles as a serial interface (8 bits) output pin and as bit "1" (input) of port X. (SO output possible to inhibit with the program.)

Symbol	Name	1/0	Equivalent Circuit	Description
PX0/SC	Port X Serial clock	1/0	Output Select Disable Standby (Oaly during tri-state output) See Note 2) for the output circuit format. Schmitt inverter input	Doubles as clock input/output pin for the serial interface and as bit "0" (input) of port X.
PY3/EC	Port Y Event count input	l	O	Doubles as event counter (8 bits) input pin and as bit "3" (input) of port Y.
PY2/WP	Port Y Wake-up input	I	Schmitt inverter input	Doubles as wake-up input pin to reset the standby state and as bit "2" (input) of port Y.
PY1/ PWM	Port Y PWM generator output	0	Data - (Note 1) Disable - (Note 1)	Doubles as PWM generator (14 bits) output pin and as bit "1" (output) of port Y.
PY0	Port Y	0	See Note 1) for the output circuit format.	Output pin for bit "0" of port Y.
PAO to PA3	Port A	1/0	Data — Output Select — (Note 2)	This 4-bit input output port permits its each individual bit to be programmed to serve either as input or output. For the output format, a tri-state and pull-up resistor possible to be programmed, and it is also used as the standby resetting pin.
PB0/AD4 to PB3/AD7	Port B Analog voltage input	1/0	Standby — (Only during tri-state output)	This 4-bit input/output port has the functions that are equivalent to those of port A. It is also used for A/D converter input.
PEO to PE3	Port E	1/0	See Note 2) for the output circuit format.	This 4-bit input/output port permits its each individual port to be programmed to serve either as input or output. For the output format, a tri-state and pull-up resistor possible to be programmed.
PF0 to PF3	Port F	1/0	Inverter input	This 4-bit input/output port has the functions that are equivalent to those of port E.
PIO/ADO to PI3/AD3	Port I Analog voltage input	I/O		This 4-bit input/output port has the functions that are equivalent to those of port E. It is also used for A/D converter input.


Symbol	Name	1/0	Equivalent Circuit	Description
PD3/ SEG31 to PD0/ SEG28	Port D Segment output	0	Segment	Doubles as a 4-bit output port (For the output format, the inverter and pull-up resistor possible to be programmed.) and as the segment signal output pin for LCD.
PC3/ SEG27 to PC0/ SEG24	Port C Segment output	0	The transfer gate input signal is controlled based on 1/2, 1/3 bias methods in advance.	Doubles as a 4-bit output port (The output format is equivalent to port D.) and as the segment signal output pin for LCD.
PH3/ SEG23 to PH0/ SEG20	Port H Segment output	0	Output Select Standby LCD/PORT select Note 3) Port C, D, G, H (Note 3)	Doubles as a 4-bit output port (The output format is equivalent to port D.) and as the segment signal output pin for LCD. (Possible to designate in bit units.)
PG3/ SEG19 to PG0/ SEG16	Port G Segment output	0	See Note 3) for the output circuit format.	Doubles as a 4-bit output port (The output format is equivalent to port D.) and as the segment signal output pin for LCD.
SEG0 to SEG15	Segment output	0	The transfer gate input signal is controlled based on 1/3 bias method in advance.	Segment signal output pin for LCD
COM0 to COM3	Common output	0	Transfer gate output	Common signal output pin for LCD

Symbol	Name	1/0	Equivalent Circuit	Description
VLC1 to VLC3	Power supply for LCD	_		Bias power supplying pin for LCD
VL	Cut-off output	0	N	Control pin which cuts off the current input to the bias resistor for the external LCD during standby.
WP	Wake-up input	1	Schmitt inverter input	It is the input pin to reset the standby mode, and reset by "1".
TEX	32kHz T/C clock input		Mask option	Input pin for 32kHz timer clock generation circuit. Connect the 32.768kHz crystal oscillator between TEX and TX. When using as the event clock input, connect the clock oscillating source to TEX pin, open TX pin.
TX	32kHz T/C clock output	0	TXO	Output of clock generation circuit
VREF	Reference voltage input	I		Reference voltage input for power supply voltage resetting circuit. Connect the zener diode normally.


For all output ports, the output states of ports during standby possible to be programmed the state holding before standby or the change to the high impedance.

When the pull-up resistor is selected, it becomes a pulled-up state even it is input port. During standby, it is impossible to change to the high impedance of PYO and PYI in the inverter output state. To change to the high impedance, select the pull-up resistor output, and then set to the high level output ("1" state).


- Note 1) Possible to select out of the following two ways for the output circuit format. (port units: programmable)
 - (a) Inverter output
 - (b) Pull-up resistor output



- Note 2) Possible to select out of the following two ways for the output circuit format. (port units: programmable)
 - (a) Tri-state output
 - (b) Pull-up resistor output



- **Note 3**) Possible to select out of the following two ways for the output circuit format. (port units: programmable)
 - (a) Inverter output
 - (b) Pull-up resistor output



As the output pull-up resistor is CMOS pull-up output of about $10k\,\Omega$, the pull-up resistor becomes OFF state during "L" output.

Absolute Maximum Ratings

Ta = -20 °C to +75 °C, $V_{SS} = 0V$

Item	Symbol	Rating	Unit	Remarks
Power supply voltage	V _{DD}	-0.3 to +7.0	٧	
LCD bias voltage	V _{LC1} , V _{LC2} , V _{LC3}	-0.3 to +7.0*1	٧	
Input voltage	Vin	-0.3 to $+7.0*1$	٧	
Output voltage	Vout	-0.3 to $+7.0*1$	٧	
High level output current	Юн	- 5	mA	General purpose port*2: per pin
High level total output current	ΣІон	- 50	mΑ	Entire pins total
Low level output current	lot	15	mΑ	General purpose port*2: per pin
Low level output carrent	lorc	20	mΑ	High current port*3: per pin
Low level total output current	Σ lo _L	100	mΑ	Entire pins total
Operating temperature	Topr	-20 to +75	್ತಿ	
Storage temperature	Tstg	-55 to +150	ပ္	
Allowable power dissipation	PD	600	mW	

Note) Usage exceeding absolute maximum ratings may permanently impair the LSI. Normal operation should better take place under the recommended operation conditions. Exceeding those conditions may adversely affect the reliability of the LSI.

- *1) VLC1, VLC2, VLC3, VIN and VOUT should not exceed $V_{DD} + 0.3V$.
- *2) Specifies the output current of the general purpose I/O port PA to PI, SO, SC, PYO and PY1.
- *3) The high current operation transistors are the N-CH transistors of the PC and PD ports.

Recommended Operating Condition

 $V_{SS} = 0V$

Item	Symbol	Min.	Мах.	Unit	Remarks
		4.5	5.5	>	Guaranteed range of operation by EXTAL clock
Power supply voltage	V _{DD}	2.5	5.5	>	Guaranteed range of operation by TEX clock, guaranteed range of data hold during STOP.
LCD bias voltage	VLC1, VLC2, VLC3	Vss	V _{DD}	>	Liquid crystal power supply range*1
	ViH	0.7V _{DD}	V _{DD}	V	
High level input voltage	ViHS	0.8V _{DD}	V _{DD}	>	Hysteresis input*2
	VIHEX	V _{DD} -0.4	V _{DD} +0.3	>	EXTAL pin*3
	VIL	0	0.3V _{DD}	٧	
Low level input voltage	VILS	0	0.2V _{DD}	٧	Hysteresis input*2
	VILEX	- 0.3	0.4	V	EXTAL pin*3
Operating temperature	Topr	- 20	+ 75	လ	

^{*1)} The optimum value is determined by the characteristics of the liquid crystal display element used.

^{*2)} The TEX pin when the counter mode is selected by each of INT, RMC, PX0, PX2, PY2, PY3, RST pins and mask option.

^{*3)} Specified only during external clock input.

Electrical Characteristics

DC characteristics

 $Ta = -20 \,^{\circ}\text{C}$ to $+75 \,^{\circ}\text{C}$, $V_{SS} = 0 \,^{\circ}\text{V}$

Îtem	Symbol	Pin	Condition	Min.	Тур.	Мах.	Unit
			$V_{DD} = 4.5V$, $I_{OH} = -0.5 \text{mA}^{*2}$	4.0			V
High level output voltage	Voн	PA to PI*1	$V_{DD} = 4.5V$, $I_{OH} = -1.0 \text{mA}^{*2}$	3.5			V
	VOH	PX0, PX1	$V_{DD} = 4.5V$, $I_{OH} = -10 \mu A^{*3}$	4.0			V
		PY0, PY1 <u>VL (</u> V _{0L} only)	$V_{DD} = 4.5V$, $I_{OH} = -200 \mu A^{*3}$	2.4	_		٧
		RST (Vol. only)	V _{DD} = 4.5V, I _{OL} = 1.8mA			0.4	V
Low level output voltage	Vol	PC*1, PD*1	$V_{DD} = 4.5V$, $I_{OL} = 3.6mA$			0.6	٧
			V _{DD} = 4.5V, I _{OL} = 12mA			1.5	٧
	lihe	EVT A I	$V_{DD} = 5.5V, V_{IH} = 5.5V$	0.5		40	μΑ
	lile	EXTAL	V _{DD} = 5.5V, V _{IL} = 0.4V	-0.5		-40	μΑ
Immust numana	Іінт	TEV*4	$V_{DD} = 5.5V$, $V_{IH} = 5.5V$	0.1		10	μΑ
Input current	IILT	TEX* ⁴	·	-0.1		-10	μΑ
	lilR	RST *5	$V_{DD} = 5.5V, V_{IL} = 0.4V$	-1.5		-400	μΑ
	JιL	PA*6, PB*6, PE*6,				±10	μΑ
High impedance I/O leakage current	lız	PF* ⁶ , PI* ⁶ , PX0* ⁶ , PX1* ⁶ , PX2* ⁸ , PY0* ⁷ , PY1* ⁷ , PY2* ⁸ , PY3* ⁸ , INT* ⁸ , RMC* ⁸ , RST * ⁵ , TEX* ⁴	V _{DD} = 5.5V			±10	μА
Common output impedance	Rcoм	COM0 to COM3	V _{DD} = 5V V _{LC1} = 3.75V		3	5	kΩ
Segment output impedance	Rseg	SEG0 to SEG15 SEG16 to SEG31*1	V _{LC2} = 2.5V V _{LC3} = 1.25V		5	15	kΩ
			Entire output pins open				
	loo1		Crystal oscillation (C1 = C2 = $27pF$) of $V_{DD} = 5.5V$, $4.19MHz$		7	20	mΑ
	loo2		Crystal oscillation (C1 = C2 = $47pF$) of $V_{DD} = 3V$, $32kHz$		50	250	μΑ
			SLEEP mode				
Supply current**	IDOSP1	V_{DD}	$V_{DD} = 5.5V$, 4.19MHz oscillation		5	12	mΑ
	1 _{DDSP2}		$V_{DD} = 3V$, 32kHz oscillation		40	200	μΑ
	longe		STOP mode		7	40	
	IDDS1		$V_{DD} = 3V$, $32kHz$ with T/C		7	40	μΑ
	IDDS2		V _{DD} = 5.5V, 32kHz without T/C (For mask option select counter, Pin is fixed.)			10	μА
Input capacity	Cin	Other than VLC1 to VLC3, COM0 to COM3, SEG0 to SEG15, SEG16 to SEG31*1, Vss, VDD pins	Clock 1MHz OV other than the measured pins		10	20	ρF

- *1) The PC, PD, PG and PH show when the combined pins are selected as the port, and SEG16 to SEG31 show when the combined pins are selected as the segment output.
- *2) It is when the respective pins of PA to PI, PX0 and PX1 select the tri-state output circuit, and PY0 and PY1 are when the inverter output circuit is selected.
- *3) It is when the respective pins of PA to PI, PX0, PX1, PY0 and PY1 select the pull-up resistor.
- *4) The TEX pin specifies the input current when the crystal oscillation is selected by the mask option, and specifies the leakage current when the schmitt input is selected.
- *5) The RST pin specifies the input current when the pull-up resistor is selected, and specifies leakage current when non-resistor is selected.
- *6) The respective pins of PA, PB, PE, PF, PI, PXO and PX1 specify the input current when the pull-up resistor is selected, and specify the leakage current when the port state during using the tri-state output circuit or standby is selected at high impedance.
- *7) The respective pins of PYO and PY1 specify the input current when the pull-up resistor is selected, and specify the leakage current when in the port state during standby is selected at high impedance.
- *8) The respective pins of PX2, PY2, PY3, INT and RMC only specify the leakage current.
- *9) However, except for EPROM power supply current.

AC Characteristics

(1) Clock timing

 $Ta = -20 \,^{\circ}\text{C}$ to $+75 \,^{\circ}\text{C}$, $V_{DD} = 4.5 \text{V}$ to 5.5 V, $V_{SS} = 0 \text{V}$

1.	10			1	T		
ltem	Symbol	Pin	Condition	Min.	Тур.	Max.	Unit
System clock frequency	fc	XTAL EXTAL	Fig. 1, Fig. 2	1		5	MHz
System clock input pulse width	txL txH	EXTAL	Fig. 1, Fig. 2	90			ns
System clock input rising and falling times	tca tcr	EXTAL	(External clock drive)			200	ns
System clock frequency	fcs	TEX*² TX	$V_{DD} = 2.5$ to 5.5V Fig. 2		32.768		kHz
Event count clock input pulse width	tel teh	EC	Fig. 3	tsys*1 +0.05			μs
Event count clock input rising and falling times	ter ter	EC	Fig. 3			20	ms
Event count input clock input pulse width	tтL tтн	TEX*3	Fig. 3	10			μs
Event count input clock rising and falling times	t _{TR}	TEX*3	Fig. 3			20	ms

^{*1)} tsys in the EXTAL input clock is 8/fc tsys in the TEX input clock is 4/fcs

- *2) Specified when the crystal oscillation mode is selected by the mask option.
- *3) Specified when the counter mode is selected by the mask option.

Note) When adjusting the frequency accurately, there may be cases in which they may differ from Fig. 2.




Fig. 1 Clock timing




Fig. 2 Clock applying condition




Fig. 3 Event count clock timing

(2) Serial transfer

 $Ta = -20 \,^{\circ}\text{C}$ to $+75 \,^{\circ}\text{C}$, $V_{DD} = 4.5 \,^{\circ}\text{V}$ to $5.5 \,^{\circ}\text{V}$, $V_{SS} = 0 \,^{\circ}\text{V}$

Item	Symbol	Pin	Condition	Min.	Max.	Unit
Serial transfer clock (SC)		55	Input mode	tsys/4+1.42		μs
cycle time	tkcy	SC	Output mode	2tsys		μς
0			Input mode	tsys/8+0.7		μs
Serial transfer clock (SC) high and low level widths	tkh tkl	SC	Output mode*1	tsys — 0.1		μs
Land low level widths	ואנ		Output mode*2	tsys — 1.6		μs
Serial data input setup time	•	SI	SC input mode	0.1		μs
(against SC ↑)	tsik	اد	SC output mode	0.2		μs
Serial data input hold time	±	SI	SC input mode	tsys/8+0.5		μs
(against SC ↑)	tksi	31	SC output mode	0.1		μs
High data delay time from SC falling*3	tkso	so			tsys/8+0.5	μѕ
High data delay time from SC falling*4	tkso	SO			tsys/8+1.6	μs
Low data delay time from SC falling	tkso	so			tsys/8+0.5	μs

- Note 1) tsys in the EXTAL input clock is 8/fc. (It is impossible to use in TEX input clock.)

 2) The Load of data output delay is 50pF + 1TTL
- *1) It is specified when $PX0/\overline{SC}$ pin is selected to the tri-state output by the program.
- *2) It is specified when PX0/SC pin is selected to the pull-up resistance by the program. As the tsys receives restriction by this item, take notice that it limits the upper limit of the system clock frequency fc.
- *3) This item is specified when PX1/SO pin is selected to the tri-state output by the program.
- *4) This item is specified when PX1/SO pin is selected to the pull-up resistance by the program.




Fig. 4 Serial transfer timing

(3) A/D converter

Ta = - 20°C to +	75°C.	$V_{SS} = 0V$
------------------	-------	---------------

Analog input voltage	Pin	Condition	Digital conversion value
0.0 to 0.33V			000
0.82 to 1.29V			001
1.78 to 2.21V 2.69 to 3.06V 3.56 to 4.06V	AD0	V _{DD} = 5V	010
	to AD7		011
	, (5)		100
4.62 to 5.0V			101

Note) The digital conversion value are the values when AB_H address of the RAM file 1 in the program are read.

(4) Power Supply Voltage Detection Reset Function

Ta = -20°C to +75°C, Vss = 0V

ltem	Symbol	Pin	Condition	Min.	Тур.	Мах.	Unit
Power supply voltage detection reset function of operation voltage range	VLPOP	V _{DD}	Voltage range allowing system operation (32kHz system operation below V _{DD} = 4.5V)	2.5		5.5	>
Power supply voltage drop detection function	VPOP	V _{DD}	When VREF pin voltage is 3.3V Flag set when voltage drops System reset when voltage rises	3.8	4.0	4.2	>

The graph in Fig. 5 shows the relationship between the power supply voltage V_{DD} and reference voltage V_{REF} of the power supply voltage detection reset function.

Note) The graph in Fig. 5 serves as guide to the function operation area obtained using average devices.

Individual adjustment is needed when Zener diodes, etc., are connected to the V_{REF} pin.




Fig. 5 Power supply voltage detection reset function chart


(5) Others

 $Ta = -20 \,^{\circ}\text{C}$ to $+75 \,^{\circ}\text{C}$, $V_{DD} = 4.5 \text{V}$ to 5.5 V, $V_{SS} = 0 \text{V}$

Item	Symbol	Pin	Condition	Min.	Max.	Unit
External interruption high and low level widths	tish, till	INT	During edge detection mode	tsys + 0.05		μs
Reset input low level width	trsL	RST		2tsys*1		μs
Wake-up input high level width	twpн	WP	STOP mode	500		ns
			SLEEP mode	tsys + 0.05		μs
Wake-up input low level width	twpL	PA0 to PA3	STOP mode	500		ns
			SLEEP mode	tsys + 0.05		μs

Note) tsys in the EXTAL input clock is 8/fc tsys in the TEX input clock is 4/fcs

*1) For resetting when operating in TEX input clock, hold the low level more than the oscillation stabilizing time of EXTAL input clock.




Power on reset *

 $Ta = -20 \,^{\circ}\text{C}$ to $+75 \,^{\circ}\text{C}$, $V_{SS} = 0V$

Item	Symbol	Pin	Condition	Min.	Max.	Unit
Power supply rising time	tR	\/	Power on reset	0.05	50	ms
Power supply cut-off time	toff	VDD	Repetitive power on reset	1		ms

^{*} Specifies only when power on reset function is selected.



The power supply should rise smoothly.

Fig. 10 Power on reset

Notes on Application

See Fig. 11, Additive capacity calculation chart, when using the crystal oscillator and select the appropriate capacity.




Fig. 11 Crystal oscillation circuit additive capacity calculation chart

Note) The above chart shows a range in which the average quartz resonator has a relatively fast oscillation rising edge and stable characteristics. The capacity should be selected to correspond to the appropriate constant for each quartz resonator, should the frequency of the quartz resonator be accurately adjusted,

Fig. 12 shows an example of a circuit which can accurately adjust the frequency. Used here a crystal with 12pF equivalent (CL).

Although C1 and C2 become out of the recommended range in this case, such a crystal oscillator can be used.




Fig. 12 Frequency adjustment circuit

When using the A/D converter as the key input, it is recommended that the circuit structure shown in Fig. 13 be used.




Fig. 13 Recommended example of key circuit by A/D converter

SONY

EPROM read timing

Item	Symbol	Pin	Min.	Max.	Unit
Address → data input delay time	tacc	A0 to A12, I0 to I7		300	ns
Address→input holding time	tıн	A0 to A12, I0 to I7	0		ns




Fig. 14 EPROM timing

Products List

Optional item	Mass product	CXP5070HU01AQ
Package	80-pin plastics QFP	80-pin ceramic QFP
ROM capacity	8K-byte/6K-byte	EPROM 8K-byte
Pull-up resistance of reset pin	Existent/non-existent	Existent
Incorporated power on reset circuit	Existent/non-existent	Existent
32kHz timer/counter	Timer/Counter	Timer mode

Note) All the piggyback/evaluator is combined chips.

For EVA CAP other than EVA CAP-2, execute the piggyback/EVA switching through the PESEL pin of PIN 43.

Usage Instruction

CXP5070's piggyback/EVA switching is executed as shown in the diagram. Particular care is needed as reverse plugging is required.

