

SHARP

SPEC No.	E L 0 6 X 1 0 9
I S S U E:	Aug. 10. 1995

To: _____

REQUEST FOR
CONFIRMATION

S P E C I F I C A T I O N S

Product Type 160 Output LCD Segment/Common Driver

Model No. L H 1 5 6 0 F

※This specifications contains 30 pages including the cover and appendix.
If you have any objections, please contact us before issuing purchasing order.

CUSTOMERS ACCEPTANCE

DATE: _____

BY: _____

PRESENTED


BY: *Y. Sano*
Y. SANO
Dept. General Manager

REVIEWED BY:

PREPARED BY:

H. Nishio *A. Nagai*

ENGINEERING DEPARTMENT I
LOGIC IC ENGINEERING CENTER
TENRI INTEGRATED CIRCUITS (IC) GROUP
SHARP CORPORATION



- Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company.
- When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.
 - (1) The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in Paragraph (2), even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the products for the equipment listed in Paragraph (3).
 - Office electronics
 - Instrumentation and measuring equipment
 - Machine tools
 - Audiovisual equipment
 - Home appliances
 - Communication equipment other than for trunk lines
 - (2) Those contemplating using the products covered herein for the following equipment which demands high reliability, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail-safe operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.
 - Control and safety devices for airplanes, trains, automobiles, and other transportation equipment
 - Mainframe computers
 - Traffic control systems
 - Gas leak detectors and automatic cutoff devices
 - Rescue and security equipment
 - Other safety devices and safety equipment, etc.
 - (3) Do not use the products covered herein for the following equipment which demands extremely high performance in terms of functionality, reliability, or accuracy.
 - Aerospace equipment
 - Communications equipment for trunk lines
 - Control equipment for the nuclear power industry
 - Medical equipment related to life support, etc.
 - (4) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.
- Please direct all queries regarding the products covered herein to a sales representative of the company.

Contents

	Page
1. Summary	2
2. Features	2
3. Block Diagram	3
4. Functional Operations of Each Block	3
5. Pin Configuration	5
6. Pin Descriptions	5
7. Description of Functional Operations	8
8. Precaution	17
9. Absolute Maximum Ratings	18
10. Recommended Operating Conditions	18
11. Electrical Characteristics	19
12. Example of System Configuration	25
13. Example of Typical Characteristic	26
14. Package and Packing Specification	27

1. Summary

The LH1560F is a 160 output segment/common driver LSI suitable for driving large scale dot matrix LC panels using as personal computers/work stations. Through the use of SST (Super Slim TCP) technology, it is ideal for substantially decreasing the size of the frame section of the LC module. The LH1560F is good both segment driver and common driver, and a low power consuming, high-precision LC panel display can be assembled.

In case of segment mode, the data input is selected 4bit parallel input mode and 8bit parallel input mode by a mode(MD) pin.

In case of common mode, data input/output pins are bidirectional, four data shift directions are pin-selectable.

2. Features

(Segment mode)

- Shift Clock frequency : 14 MHz (Max.) ($V_{DD}=+5 V \pm 10\%$)
: 8 MHz (Max.) ($V_{DD}=+2.5 V \sim +4.5 V$)
- Adopts a data bus system
- 4-bit/8-bit parallel input modes are selectable with a mode (MD) pin
- Automatic transfer function of an enable signal
- Automatic counting function which, in the chip select mode, causes the internal clock to be stopped by automatically counting 160 of input data

(Common mode)


- Shift clock frequency : 4.0 MHz (Max.)
- Built-in 160-bits bidirectional shift register (divisible into 80-bits x2)
- Available in a single mode (160-bits shift register) or in a dual mode (80-bits shift register x2)
 - ① $Y_1 \rightarrow Y_{160}$ Single mode
 - ② $Y_{160} \rightarrow Y_1$ "
 - ③ $Y_1 \rightarrow Y_{80}, Y_{81} \rightarrow Y_{160}$ Dual mode
 - ④ $Y_{160} \rightarrow Y_{81}, Y_{80} \rightarrow Y_1$ "

The above 4 shift directions are pin-selectable

(Both segment mode and sommon mode)

- Supply voltage for LC drive : +15.0 to +42.0 V
- Number of LC drive outputs : 160
- Low output impedance
- Low power consumption
- Supply voltage for the logic system : +2.5 to +5.5 V
- COMS silicon gate process(P-type Silicon Substrate)
- Package : 186pin TCP (Tape Carrier Package)
- Not designed or rated as radiation hardened

3. Block Diagram




4. Functional Operations of Each Block

Block	Function
Active Control	In case of segment mode, controls the selection or deselection of the chip. Following a LP signal input, and after the chip select signal is input, a select signal is generated internally until 160 bits of data have been read in. Once data input has been completed, a select signal for cascade connection is output, and the chip is deselected. In case of common mode, controls the input/output data of bidirectional pins.
SP Conversion & Data Control	In case of segment mode, keep input data which are 2 clocks of XCK at 4-bit parallel mode into latch circuit, or keep input data which are 1 clock of XCK at 8-bit parallel mode into latch circuit, after that they are put on the internal data bus 8 bits at a time.
Data Latch Control	In case of segment mode, selects the state of the data latch which reads in the data bus signals. The shift direction is controlled by the control logic, for every 16 bits of data read in, the selection signal shifts one bit based on the state of the control circuit.

Block	Function
Data Latch	In case of segment mode, latches the data on the data bus. The latched state of each LC driver output pin is controlled by the control logic and the data latch control. 160 bits of data are read in 20 sets of 8 bits.
Line Latch/ Shift Register	In case of segment mode, all 160 bits which have been read into the data latch are simultaneously latched on the falling edge of the LP signal, and output to the level shifter block. In case of common mode, shifts data from the data input pin on the falling edge of the LP signal.
Level Shifter	The logic voltage signal is level-shifted to the LC driver voltage level, and output to the driver block.
4-Level Driver	Drives the LC driver output pins from the line latch/shift register data, selecting one of 4 levels (V_0 , V_{12} , V_{43} , V_{SS}) based on the S/C, FR and DISPOFF signals.
Control Logic	Controls the operation of each block. In case of segment mode, when a LP signal has been input, all blocks are reset and the control logic waits for the selection signal output from the active control block. Once the selection signal has been output, operation of the data latch and data transmission are controlled, 160 bits of data are read in, and the chip is deselected. In case of common mode, controls the direction of data shift.

5. Pin Configuration




6. Pin Descriptions

6-1. Pin Designations


Pin No.	Symbol	I/O	Designation
1 to 160	Y_1 - Y_{160}	O	LC drive output
161, 186	V_{0L} , V_{0R}	-	Power supply for LC drive
162, 185	V_{12L} , V_{12R}	-	Power supply for LC drive
163, 184	V_{43L} , V_{43R}	-	Power supply for LC drive
165	L/R	I	Display data shift direction selection
166	V_{DD}	-	Power supply for logic system(+2.5 to +5.5 V)
167	S/C	I	Segment mode/common mode selection
168	EIO_2	I/O	Input/output for chip select or data of shift register
169 to 175	DI_0 - DI_6	I	Display data input for segment mode
176	DI_7	I	Display data input for Segment mode/ Dual mode data input
177	XCK	I	Display data shift clock input for segment mode
178	DISPOFF	I	Control input for deselect output level
179	LP	I	Latch pulse input/shift clock input for shift register
180	EIO_1	I/O	Input/output for chip select or data of shift register
181	FR	I	AC-converting signal input for LC drive waveform
182	MD	I	Mode selection input
164, 183	V_{SS}	-	Ground(0 V)

6-2. Input/Output Circuits




【Applicable pins】
 L/R,S/C,DI₀~DI₆.
 $\overline{\text{DISPOFF}}$,LP,FR,MD

Fig.1 Input Circuit(1)




【Applicable pins】
 DI₇,XCK

Fig.2 Input Circuit(2)



【Applicable pins】
 EIO_1, EIO_2

Fig.3 Input/Output Circuit



【Applicable pins】
 Y_1 to Y_{160}

Fig.4 LC Drive Output Circuit

7. Description of Functional Operations

7-1. Pin Functions

(Segment mode)

Symbol	Function
V_{DD}	Logic system power supply pin connects to +2.5 to +5.5 V
V_{SS}	Ground pin connects to 0 V
V_{0R}, V_{0L} V_{12R}, V_{12L} V_{43R}, V_{43L}	Power supply pin for LC driver voltage bias. <ul style="list-style-type: none"> •Normally, the bias voltage used is set by a resistor divider. •Ensure that voltages are set such that $V_{SS} < V_{43} < V_{12} < V_0$. •To further reduce the difference between the output waveforms of LC driver output pins Y_1 and Y_{160}, externally connect V_{iR} and V_{iL} ($i=0, 12, 43$).
DI_0 - DI_7	Input Pin for display data <ul style="list-style-type: none"> •In 4-bit parallel input mode, input data into the 4 pins DI_0-DI_3. Connect DI_4-DI_7 to V_{SS} or V_{DD}. •In 8-bit parallel input mode, input data into the 8 pins DI_0-DI_7.
XCK	Clock input pin for taking display data <ul style="list-style-type: none"> •Data is read on the falling edge of the clock pulse.
LP	Latch pulse input pin for display data <ul style="list-style-type: none"> •Data is latched on the falling edge of the clock pulse.
L/R	Direction selection pin for reading display data <ul style="list-style-type: none"> •When set to V_{SS} level "L", data is read sequentially from Y_{160} to Y_1. •When set to V_{DD} level "H", data is read sequentially from Y_1 to Y_{160}.
$\overline{DISPOFF}$	Control input pin for output deselect level <ul style="list-style-type: none"> •The input signal is level-shifted from logic voltage level to LC drive voltage level, and controls LC drive circuit. •When set to V_{SS} level "L", the LC drive output pins (Y_1-Y_{160}) are set to level V_{SS}. •While set to "L", the contents of the line latch are reset, but read the display data in the data latch regardless of condition of $\overline{DISPOFF}$. When the $\overline{DISPOFF}$ function is canceled, the driver outputs deselect level (V_{12} or V_{43}), then outputs the contents of the data latch on the next falling edge of the LP. That time, if $\overline{DISPOFF}$ removal time can not keep regulation what is shown AC characteristics (Page 21), can not output the reading data correctly.
FR	AC signal input for LC driving waveform <ul style="list-style-type: none"> •The input signal is level-shifted from logic voltage level to LC drive voltage level, and controls LC drive circuit. •Normally, inputs a frame inversion signal. •The LC driver output pin's output voltage level can be set using the line latch output signal and the FR signal. <p>Table of truth values is shown in 7-2-1.</p>
MD	Mode selection pin <ul style="list-style-type: none"> •When set to V_{SS} level "L", 4-bit parallel input mode is set. •When set to V_{DD} level "H", 8-bit parallel input mode is set. •The relationship between the display data and driver output pins is shown in 7-2-2.

Symbol	Function
S/C	Segment mode/common mode selection pin •When set to V_{DD} level "H", segment mode is set.
EIO ₁ EIO ₂	Input/Output pin for chip selection •When L/R input is at V_{SS} level "L", EIO ₁ is set for output, and EIO ₂ is set for input. •When L/R input is at V_{DD} level "H", EIO ₁ is set for input, and EIO ₂ is set for output. •During output, set to "H" while $\overline{LP^*XCK}$ is "H" and after 160-bits of data have been read, set to "L" for one cycle (from falling edge to falling edge of XCK), after which it returns to "H". •During input, after the LP signal is input, the chip is selected while EI is set to "L". After 160-bits of data have been read, the chip is deselected.
Y ₁ -Y ₁₆₀	LC driver output pins •Corresponding directly to each bit of the data latch, one level (V_0 , V_{12} , V_{43} , or V_{SS}) is selected and output. Table of truth values is shown in 7-2-1.

(Common mode)

Symbol	Function
V_{DD}	Logic system power supply pin connects to +2.5 to +5.5 V
V_{SS}	Ground pin connects to 0 V
V_{0R}, V_{0L} V_{12R}, V_{12L} V_{43R}, V_{43L}	Power supply pin for LC driver voltage bias. •Normally, the bias voltage used is set by a resistor divider. •Ensure that voltages are set such that $V_{SS} < V_{43} < V_{12} < V_0$. •To further reduce the difference between the output waveforms of LC driver output pins Y ₁ and Y ₁₆₀ , externally connect V_{iR} and V_{iL} ($i=0, 12, 43$).
EIO ₁	Bidirectional shift register shift data input/output pin •Output pin when L/R is at V_{SS} level "L", input pin when L/R is at V_{DD} level "H". •When EIO ₁ is used as input pin, it will be pull-down. •When EIO ₁ is used as output pin, it won't be pull-down.
EIO ₂	Bidirectional shift register shift data input/output pin •Input pin when L/R is at V_{SS} level "L", output pin when L/R is at V_{DD} level "H". •When EIO ₂ is used as input pin, it will be pull-down. •When EIO ₂ is used as output pin, it won't be pull-down.
LP	Bidirectional shift register shift clock pulse input pin •Data is shifted on the falling edge of the clock pulse.
L/R	Bidirectional shift register shift direction selection pin •Data is shifted from Y ₁₆₀ to Y ₁ when set to V_{SS} level "L", and data is shifted from Y ₁ to Y ₁₆₀ when set to V_{DD} level "H".

<u>DISPOFF</u>	<p>Control input pin for output deselect level</p> <ul style="list-style-type: none"> •The input signal is level-shifted from logic voltage level to LC drive voltage level, and controls LC drive circuit. •When set to V_{SS} level "L", the LC driver output pins (Y_1-Y_{160}) are set to level V_{SS}. •While set to "L", the contents of the shift register are reset not reading data. When the <u>DISPOFF</u> function is canceled, the driver outputs deselect level (V_{12} or V_{43}), and the <u>shift</u> data is reading on the falling edge of the LP. That time, if <u>DISPOFF</u> removal time can not keep regulation what is shown AC characteristics (Page 24), the shift data is not reading correctly.
FR	<p>AC signal input for LC driving waveform</p> <ul style="list-style-type: none"> •The input signal is level-shifted from logic voltage level to LC drive voltage level, and controls LC drive circuit. •Normally, input a frame inversion signal. •The LC driver output pin's output voltage level can be set using the shift register output signal and the FR signal. Table of truth values is shown in 7-2-1.
MD	<p>Mode selection pin</p> <ul style="list-style-type: none"> •When set V_{SS} level "L", Single Mode operation is selected, when set to V_{DD} level "H", Dual Mode operation is selected.
DI ₇	<p>Dual Mode data input pin</p> <ul style="list-style-type: none"> •According to the data shift direction of the data shift register, data can be input starting from the 81st bit. When the chip is used as Dual Mode, DI₇ will be pull-down. When the chip is used as Single Mode, DI₇ won't pull-down.
S/C	<p>Segment mode/common mode selection pin</p> <ul style="list-style-type: none"> •When set to V_{SS} level "L", common mode is set.
DI ₀ -DI ₆	<p>Not used</p> <ul style="list-style-type: none"> •Connect DI₀-DI₆ to V_{SS} or V_{DD}. Avoiding floating.
XCK	<p>Not used</p> <ul style="list-style-type: none"> •XCK is pull-down in common mode, so connect to V_{SS} or open.
Y ₁ -Y ₁₆₀	<p>LC driver output pins</p> <ul style="list-style-type: none"> •Corresponding directly to each bit of the shift register, one level (V_0, V_{12}, V_{43}, or V_{SS}) is selected and output. Table of truth values is shown in 7-2-1.

7-2. Functional Operations

7-2-1. Truth Table

(Segment Mode)

FR	Latch Data	DISPOFF	Driver Output Voltage Level(Y ₁ -Y ₁₆₀)
L	L	H	V ₄₃
L	H	H	V _{ss}
H	L	H	V ₁₂
H	H	H	V ₀
x	x	L	V _{ss}

Here, $V_{ss} < V_{43} < V_{12} < V_0$, H : V_{DD}(+2.5 to +5.5 V), L : V_{ss}(0 V), x : Don't care

(Common Mode)

FR	Latch Data	DISPOFF	Driver Output Voltage Level(Y ₁ -Y ₁₆₀)
L	L	H	V ₄₃
L	H	H	V ₀
H	L	H	V ₁₂
H	H	H	V _{ss}
x	x	L	V _{ss}

Here, $V_{ss} < V_{43} < V_{12} < V_0$, H : V_{DD}(+2.5 to +5.5 V), L : V_{ss}(0 V), x : Don't care

[Note] There are two kinds of power supply (logic level voltage, LC drive voltage) for LCD driver, please supply regular voltage which assigned by specification for each power pin.

That time "Don't care" should be fixed to "H" or "L", avoiding floating.

7-2-2. Relationship between the Display Data and Driver Output pins

(Segment Mode)

(a) 4-bit Parallel Mode

MD	L/R	EIO ₁	EIO ₂	Data	Figure of Clock							
				Input	40clock	39clock	38clock	..	3clock	2clock	1clock	
L	L	Output	Input	DI ₀	Y ₁	Y ₅	Y ₉	..	Y ₁₄₉	Y ₁₅₃	Y ₁₅₇	
				DI ₁	Y ₂	Y ₆	Y ₁₀	..	Y ₁₅₀	Y ₁₅₄	Y ₁₅₈	
				DI ₂	Y ₃	Y ₇	Y ₁₁	..	Y ₁₅₁	Y ₁₅₅	Y ₁₅₉	
				DI ₃	Y ₄	Y ₈	Y ₁₂	..	Y ₁₅₂	Y ₁₅₆	Y ₁₆₀	
L	H	Input	Output	DI ₀	Y ₁₆₀	Y ₁₅₆	Y ₁₅₂	..	Y ₁₂	Y ₈	Y ₄	
				DI ₁	Y ₁₅₉	Y ₁₅₅	Y ₁₅₁	..	Y ₁₁	Y ₇	Y ₃	
				DI ₂	Y ₁₅₈	Y ₁₅₄	Y ₁₅₀	..	Y ₁₀	Y ₆	Y ₂	
				DI ₃	Y ₁₅₇	Y ₁₅₃	Y ₁₄₉	..	Y ₉	Y ₅	Y ₁	

(b) 8-bit Parallel Mode

MD	L/R	EIO ₁	EIO ₂	Data	Figure of Clock							
				Input	20clock	19clock	18clock	..	3clock	2clock	1clock	
H	L	Output	Input	DI ₀	Y ₁	Y ₉	Y ₁₇	..	Y ₁₃₇	Y ₁₄₅	Y ₁₅₃	
				DI ₁	Y ₂	Y ₁₀	Y ₁₈	..	Y ₁₃₈	Y ₁₄₆	Y ₁₅₄	
				DI ₂	Y ₃	Y ₁₁	Y ₁₉	..	Y ₁₃₉	Y ₁₄₇	Y ₁₅₅	
				DI ₃	Y ₄	Y ₁₂	Y ₂₀	..	Y ₁₄₀	Y ₁₄₈	Y ₁₅₆	
				DI ₄	Y ₅	Y ₁₃	Y ₂₁	..	Y ₁₄₁	Y ₁₄₉	Y ₁₅₇	
				DI ₅	Y ₆	Y ₁₄	Y ₂₂	..	Y ₁₄₂	Y ₁₅₀	Y ₁₅₈	
				DI ₆	Y ₇	Y ₁₅	Y ₂₃	..	Y ₁₄₃	Y ₁₅₁	Y ₁₅₉	
				DI ₇	Y ₈	Y ₁₆	Y ₂₄	..	Y ₁₄₄	Y ₁₅₂	Y ₁₆₀	
H	H	Input	Output	DI ₀	Y ₁₆₀	Y ₁₅₂	Y ₁₄₄	..	Y ₂₄	Y ₁₆	Y ₈	
				DI ₁	Y ₁₅₉	Y ₁₅₁	Y ₁₄₃	..	Y ₂₃	Y ₁₅	Y ₇	
				DI ₂	Y ₁₅₈	Y ₁₅₀	Y ₁₄₂	..	Y ₂₂	Y ₁₄	Y ₆	
				DI ₃	Y ₁₅₇	Y ₁₄₉	Y ₁₄₁	..	Y ₂₁	Y ₁₃	Y ₅	
				DI ₄	Y ₁₅₆	Y ₁₄₈	Y ₁₄₀	..	Y ₂₀	Y ₁₂	Y ₄	
				DI ₅	Y ₁₅₅	Y ₁₄₇	Y ₁₃₉	..	Y ₁₉	Y ₁₁	Y ₃	
				DI ₆	Y ₁₅₄	Y ₁₄₆	Y ₁₃₈	..	Y ₁₈	Y ₁₀	Y ₂	
				DI ₇	Y ₁₅₃	Y ₁₄₅	Y ₁₃₇	..	Y ₁₇	Y ₉	Y ₁	

(Common Mode)


MD	L/R	Data Transfer Direction	EIO ₁	EIO ₂	DI ₇
L (Single)	L(shift to left)	Y ₁₆₀ → Y ₁	Output	Input	x
	H(shift to right)	Y ₁ → Y ₁₆₀	Input	Output	x
H (Dual)	L(shift to left)	Y ₁₆₀ → Y ₈₁ Y ₈₀ → Y ₁	Output	Input	Input
	H(shift to right)	Y ₁ → Y ₈₀ Y ₈₁ → Y ₁₆₀	Input	Output	Input

Here, L:V_{SS}(0 V), H:V_{DD}(+2.5V to +5.5 V), x:Don't Care


【Note】 "Don't care" should be fixed to "H" or "L", avoiding floating.

7-2-3. Connection Examples of Plural Segment Drivers


(a) Case of L/R="L"



(b) Case of L/R="H"



7-2-4. Timing Chart of 4-Device cascade Connection of Segment Drivers



(*) n : 4-bit parallel mode 40
 8-bit parallel mode 20

7-2-5. Connection Examples for Plural Common Drivers




Fig. 1 Single Mode (Shifting toward left)




Fig. 2 Single Mode (Shifting toward right)




Fig. 3 Dual Mode (Shifting toward left)




Fig. 4 Dual Mode (Shifting toward right)

8. Precaution


○Precaution when connecting or disconnecting the power

This LSI has a high-voltage LC driver, so it may be permanently damaged by a high current which may flow if a voltage is supplied to the LC driver power supply while the logic system power supply is floating. The detail is as follows.

- When connecting the power supply, connect the LC drive power after connecting the logic system power. Furthermore, when disconnecting the power, disconnect the logic system power after disconnecting the LC drive power.
- We recommend you connecting the serial resistor(50~100 Ω) or fuse to the LC drive power V_0 of the system as a current limiter. And set up the suitable value of the resistor in consideration of LC display grade.

And when connecting the logic power supply, the logic condition of this LSI inside is insecurity. Therefore connect the LC drive power supply after resetting logic condition of this LSI inside on $\overline{\text{DISPOFF}}$ function. After that, cancel the $\overline{\text{DISPOFF}}$ function after the LC drive power supply has become stable. Furthermore, when disconnecting the power, set the LC drive output pins to level V_{SS} on $\overline{\text{DISPOFF}}$ function. After that, disconnect the logic system power after disconnecting the LC drive power.

When connecting the power supply, show the following recommend sequence.



9. Absolute Maximum Ratings

Parameter	Symbol	Conditions	Applicable pins	Ratings	Unit
Supply voltage (1)	V_{DD}	$T_a=25\text{ }^\circ\text{C}$	V_{DD}	-0.3 to +7.0	V
Supply voltage (2)	V_0	Referenced to $V_{SS}(0\text{ V})$	V_{0L}, V_{0R}	-0.3 to +45.0	V
	V_{12}		V_{12L}, V_{12R}	-0.3 to $V_0+0.3$	V
	V_{43}		V_{43L}, V_{43R}	-0.3 to $V_0+0.3$	V
Input voltage	V_i		$DI_{0-7}, XCK, LP, L/R, FR$ $MD, S/C, EIO_1, EIO_2,$ $\overline{DISPOFF}$	-0.3 to $V_{DD}+0.3$	V
Storage temperature	T_{stg}			-45 to +125	$^\circ\text{C}$

10. Recommended Operating Conditions

Parameter	Symbol	Conditions	Applicable pins	Min.	Typ.	Max.	Unit
Supply voltage (1)	V_{DD}	Referenced	V_{DD}	+2.5		+5.5	V
Supply voltage (2)	V_0	to $V_{SS}(0\text{ V})$	V_{0L}, V_{0R}	+15.0		+42.0	V
Operating temperature	T_{opr}			-20		+85	$^\circ\text{C}$

【Note】Ensure that voltages are set such that $V_{SS} < V_{43} < V_{12} < V_0$

11. Electrical Characteristics

11-1. DC Characteristics

(Segment Mode)

 $(V_{SS}=0\text{ V}, V_{DD}=+2.5\text{ V to }+5.5\text{ V}, V_0=+15.0\text{ to }+42.0\text{ V}, T_a=-20\text{ to }+85\text{ }^\circ\text{C})$

Parameter	Symbol	Conditions	Applicable pins	Min.	Typ.	Max.	Unit
Input voltage	V_{IH}		DI ₀₋₇ , XCK, LP, L/R	0.8V _{DD}			V
	V_{IL}		FR, MD, S/C, EIO ₁ EIO ₂ , DISPOFF			0.2V _{DD}	V
Output voltage	V_{OH}	I _{OH} =-0.4 mA	EIO ₁ , EIO ₂	V _{DD} -0.4			V
	V_{OL}	I _{OL} =+0.4 mA				+0.4	V
Input leakage current	I_{LIH}	V _i =V _{DD}	DI ₀₋₇ , XCK, LP, L/R			+10.0	μA
	I_{LIL}	V _i =V _{SS}	FR, MD, S/C, EIO ₁ EIO ₂ , DISPOFF			-10.0	μA
Output resistance	R_{ON}	$ ΔV_{ON} $	Y ₁ -Y ₁₆₀		0.7	1.0	kΩ
		$V_0=+40.0\text{ V}$			1.0	1.5	
		$V_0=+30.0\text{ V}$			1.5	2.0	
Stand-by current	I_{STB}	*1	V _{SS}			50.0	μA
Consumed current(1) (Deselection)	I_{DD1}	*2	V _{DD}			2.0	mA
Consumed current(2) (Selection)	I_{DD2}	*3	V _{DD}			8.0	mA
Consumed current	I_0	*4	V ₀			1.0	mA

【Note】

*1 V_{DD}=+5.0 V, V₀=+42.0 V, V_i=V_{SS}*2 V_{DD}=+5.0 V, V₀=+42.0 V, f_{XCK}=14 MHz, No-load, EI=V_{DD}

The input data is turned over by data taking clock(4-bit parallel input mode)

*3 V_{DD}=+5.0 V, V₀=+42.0 V, f_{XCK}=14 MHz, No-load, EI=V_{SS}

The input data is turned over by data taking clock(4-bit parallel input mode)

*4 V_{DD}=+5.0 V, V₀=+42.0 V, f_{XCK}=14 MHz, f_{LP}=41.6 kHz, f_{FR}=80 Hz, No-load

The input data is turned over by data taking clock(4-bit parallel input mode)

(Common Mode)

 $(V_{SS}=0\text{ V}, V_{DD}=+2.5\text{ V to }+5.5\text{ V}, V_0=+15.0\text{ to }+42.0\text{ V}, T_a=-20\text{ to }+85\text{ }^\circ\text{C})$

Parameter	Symbol	Conditions	Applicable pins	Min.	Typ.	Max.	Unit	
Input voltage	V_{IH}		DI ₀₋₇ , XCK, LP, L/R	$0.8V_{DD}$			V	
	V_{IL}		FR, MD, S/C, EIO ₁ EIO ₂ , DISPOFF			$0.2V_{DD}$	V	
Output voltage	V_{OH}	$I_{OH}=-0.4\text{ mA}$	EIO ₁ , EIO ₂	$V_{DD}-0.4$			V	
	V_{OL}	$I_{OL}=+0.4\text{ mA}$				+0.4	V	
Input leakage current	$I_{L IH}$	$V_i=V_{DD}$	DI ₀₋₆ , LP, L/R, FR MD, S/C, DISPOFF			+10.0	μA	
	$I_{L IL}$	$V_i=V_{SS}$	DI ₀₋₇ , XCK, LP, L/R FR, MD, S/C, EIO ₁ EIO ₂ , DISPOFF			-10.0	μA	
Input pull-down current	I_{PD}	$V_i=V_{DD}$	XCK, EIO ₁ , EIO ₂ DI ₇			100.0	μA	
Output resistance	R_{ON}	$ \Delta V_{ON} =0.5\text{ V}$	$V_0=+40.0\text{ V}$ $V_0=+30.0\text{ V}$ $V_0=+20.0\text{ V}$	Y_1-Y_{160}		0.7	1.0	k Ω
						1.0	1.5	
						1.5	2.0	
Stand-by current	I_{STB}	*1	V_{SS}			50.0	μA	
Consumed current(1)	I_{DD}	*2	V_{DD}			80.0	μA	
Consumed current(2)	I_0	*2	V_0			160.0	μA	

*1 $V_{DD}=+5.0\text{ V}, V_0=+42.0\text{ V}, V_i=V_{SS}$ *2 $V_{DD}=+5.0\text{ V}, V_0=+42.0\text{ V}, f_{LP}=41.6\text{ kHz}, f_{FR}=80\text{ Hz}$
case of 1/480 duty operation, No-load

11-2. AC Characteristics

(Segment Mode 1)

 $(V_{SS}=0\text{ V}, V_{DD}=+4.5\text{ V to }+5.5\text{ V}, V_0=+15.0\text{ to }+42.0\text{ V}, T_a=-20\text{ to }+85\text{ }^\circ\text{C})$

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Shift clock period *1	t_{WCK}	$t_r, t_f \leq 10\text{ ns}$	71			ns
Shift clock "H" pulse width	t_{WCKH}		23			ns
Shift clock "L" pulse width	t_{WCKL}		23			ns
Data setup time	t_{DS}		10			ns
Data hold time	t_{DH}		20			ns
Latch pulse "H" pulse width	t_{WLPH}		23			ns
Shift clock rise to Latch pulse rise time	t_{LD}		0			ns
Shift clock fall to Latch pulse fall time	t_{SL}		25			ns
Latch pulse rise to Shift clock rise time	t_{LS}		25			ns
Latch pulse fall to Shift pulse fall time	t_{LH}		25			ns
Input signal rise time *2	t_r				50	ns
Input signal fall time *2	t_f				50	ns
Enable setup time	t_s		21			ns
$\overline{\text{DISPOFF}}$ removal time	t_{SD}		100			ns
$\overline{\text{DISPOFF}}$ "L" pulse width	t_{WDL}		1.2			μs
Output delay time (1)	t_D	$C_L=15\text{ pF}$			40	ns
Output delay time (2)	t_{pd1}, t_{pd2}	$C_L=15\text{ pF}$			1.2	μs
Output delay time (3)	t_{pd3}	$C_L=15\text{ pF}$			1.2	μs

【Note】

*1 Take the cascade connection into consideration.

*2 $(t_{CK}-t_{WCKH}-t_{WCKL})/2$ is maximum in the case of high speed operation.

(Segment Mode 2)

(V_{SS}=0 V, V_{DD}=+2.5 V to +4.5 V, V₀=+15.0 to +42.0 V, Ta=-20 to +85 °C)



Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Shift clock period *1	t _{wck}	t _r , t _f ≤ 11 ns	125			ns
Shift clock "H" pulse width	t _{wckH}		51			ns
Shift clock "L" pulse width	t _{wckL}		51			ns
Data setup time	t _{DS}		30			ns
Data hold time	t _{DH}		40			ns
Latch pulse "H" pulse width	t _{wLPH}		51			ns
Shift clock rise to Latch pulse rise time	t _{LD}		0			ns
Shift clock fall to Latch pulse fall time	t _{SL}		51			ns
Latch pulse rise to Shift clock rise time	t _{LS}		51			ns
Latch pulse fall to Shift pulse fall time	t _{LH}		51			ns
Input signal rise time *2	t _r				50	ns
Input signal fall time *2	t _f				50	ns
Enable setup time	t _s		36			ns
$\overline{\text{DISPOFF}}$ removal time	t _{SD}		100			ns
$\overline{\text{DISPOFF}}$ "L" pulse width	t _{wDL}		1.2			μs
Output delay time (1)	t _D	C _L =15 pF			78	ns
Output delay time (2)	t _{p d1} , t _{p d2}	C _L =15 pF			1.2	μs
Output delay time (3)	t _{p d3}	C _L =15 pF			1.2	μs

【Note】


*1 Take the cascade connection into consideration.

*2 (t_{CK}-t_{wckH}-t_{wckL})/2 is maximum in the case of high speed operation.

(Timing characteristics of Segment Mode)



(*) n : 4-bit parallel mode 40
8-bit parallel mode 20




(Common Mode)


($V_{SS}=0$ V, $V_{DD}=+2.5$ to $+5.5$ V, $V_0=+15.0$ to $+42.0$ V, $T_a=-20$ to $+85$ °C)

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Shift clock period	t_{WLP}	$t_r, t_f \leq 20$ ns	250			ns
Shift clock "H" pulse width	t_{WLPH}	$V_{DD}=+5.0$ V \pm 10%	15			ns
		$V_{DD}=+2.5$ V \sim +4.5 V	30			ns
Data setup time	t_{SU}		30			ns
Data hold time	t_H		50			ns
Input signal rise time	t_r				50	ns
Input signal fall time	t_f				50	ns
$\overline{DISPOFF}$ removal time	t_{SD}		100			ns
$\overline{DISPOFF}$ "L" pulse width	t_{WDL}		1.2			μ s
Output delay time(1)	t_{DL}	$C_L=15$ pF			200	ns
Output delay time(2)	t_{pd1}, t_{pd2}	$C_L=15$ pF			1.2	μ s
Output delay time(3)	t_{pd3}	$C_L=15$ pF			1.2	μ s

(Timing Characteristics of Common Mode)



12. Example of System Configuration



13. Example of Typical Characteristic

Parameter	Conditions	Min.	Typ.	Max.	Unit
Typical Fundamental Rating Propagation Delay Time	$T_a = +25\text{ }^{\circ}\text{C}$, $V_{SS} = 0\text{ V}$, $V_{DD} = +5.0\text{ V}$		10		ns

14. PACKAGE AND PACKING SPECIFICATION

1. Package Outline Specification

Refer to drawing No. SPN3321-00

2. Markings

The meanings of the device code printed on each tape carrier package are as follows.

(1) Date code (example) : $\frac{4}{a)} \frac{4}{b)} \frac{3}{c)} \frac{0}{c)}$

a) denotes the last figure of Anno Domini (of production)

b) denotes the week (of production)

c) denotes the number of times of alteration

3. Packing Specifications

(1) Packing Materials

Item	Material	Purpose
Reel	Anti-static treated plastic (405mm dia.)	Packing of tape carrier package.
Separator	Anti-static treated PET (188 μ mt)	Protects device and prevents ESD (Electro Static Discharge)
Laminated aluminium bag	(520 \times 600mm)	Keeping dry.
Adhesive tape paper		Fixing of tape carrier package and separator.
Carton	Cardboard(420x420x50mm)	Contains a reel.
Label	Paper	Indicates production name, lot.No., and quantity.
Desiccant	Silica gel	Drying of device

(2) Packing Form

- Tape carrier package(TCP)is wound on a reel with separators 1 and 2 and the ends of them are fixed with adhesive tape.
- A label indicating production name, lot no. and quantity is stuck on one side of the reel.
- The reel and silica gel is put in a laminated aluminium bag. Nitrogen gas is enclosed in the bag and the bag is sealed. The same label(b) is affixed to the bag. The bag is put in a carton and the same label(b) is affixed to one side of the carton.

* Specification of label

TYPE	
	PRODUCTION NAME LOT NO.
QUANTITY	QUANTITY
LOT(DATE)	SHIPPING DATE

4. Miscellaneous

- The length of the tape carrier is 34~46 meters maximum per reel, and depends on shipping quantity.
- Before unpacking, prepare a work bench equipped with anti-static devices. Also, the operator should wear anti-static wrist bands.
- The device, once unpacked, should be stored in a nitrogen gas, room temperature atmosphere and used within 1 week.

ISSUE DATE	OCT.25.1994	APROVE	CHECK	DESIGN	(NOTE)
ISSUE NUMBER	H6X01				
S/C NUMBER		A. Suzuki	Y. Honda	T. Kidoguchi	

