

October 1987 Revised January 1999

CD4724BC 8-Bit Addressable Latch

General Description

The CD4724BC is an 8-bit addressable latch with three address inputs (A0–A2), an active low enable input (\overline{E}) , active high clear input (CL), a data input (D) and eight outputs (Q0–Q7).

Data is entered into a particular bit in the latch when that is addressed by the address inputs and the enable (\overline{E}) is LOW. Data entry is inhibited when enable (\overline{E}) is HIGH.

When clear (CL) and enable (\overline{E}) are HIGH, all outputs are LOW. When clear (CL) is HIGH and enable (\overline{E}) is LOW, the channel demultiplexing occurs. The bit that is addressed has an active output which follows the data input while all unaddressed bits are held LOW. When operating in the addressable latch mode $(\overline{E}=CL=LOW)$, changing more than one bit of the address could impose a transient wrong

address. Therefore, this should only be done while in the memory mode ($\overline{E}=HIGH,\,CL=LOW).$

Features

- Wide supply voltage range: 3.0V to 15V
- High noise immunity: 0.45 V_{DD} (typ.)
- Low power TTL compatibility: fan out of 2 driving 74L or 1 driving 74LS
- Serial to parallel capability
- Storage register capability
- Random (addressable) data entry
- Active high demultiplexing capability
- Common active high clear


Ordering Code:

Order Number	Package Number	Package Description
CD4724BCM	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Body
CD4724BCN	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram

Pin Assignments for DIP and SOIC



Top View

Truth Table

	Mode Selection								
Ē	CL	Addressed	Unaddressed	Mode					
		Latch	Latch						
L	L	Follows Data	Holds Previous Data	Addressable Latch					
Н	L	Hold Previous Data	Holds Previous Data	Memory					
L	Н	Follows Data	Reset to "0"	Demultiplexer					
Н	Н	Reset to "0"	Reset to "0"	Clear					

Absolute Maximum Ratings(Note 1)

(Note 2)

 $\begin{array}{ll} \text{DC Supply Voltage (V}_{\text{DD}}) & -0.5\text{V to } +18\text{ V}_{\text{DC}} \\ \text{Input Voltage (V}_{\text{IN}}) & -0.5\text{V to V}_{\text{DD}} +0.5\text{ V}_{\text{DC}} \\ \text{Storage Temperature (T}_{\text{S}}) & -65^{\circ}\text{C to } +150^{\circ}\text{C} \end{array}$

Power Dissipation (P_D)

Dual-In-Line 700 mW Small Outline 500 mW

Lead Temperature (T_L)

(Soldering, 10 seconds) 260°C

Recommended Operating Conditions (Note 2)

DC Supply Voltage (V_{DD}) 3.0V to 15 V_{DC} Input Voltage (V_{IN}) 0V to V_{DD} V_{DC} Operating Temperature Range (T_A) -40° C to $+85^{\circ}$ C

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed; they are not meant to imply that the devices should be operated at these limits. The tables of "Recommended Operating Conditions" and Electrical Characteristics" provide conditions for actual device operation.

Note 2: $V_{SS} = 0V$ unless otherwise specified.

DC Electrical Characteristics (Note 2)


Parameter	Conditions	-40°C		+25°C			+85°C		Units
rarameter	Conditions	Min	Max	Min	Тур	Max	Min	Max	Units
Quiescent Device	$V_{DD} = 5V$		20		0.02	20		150	μА
Current	$V_{DD} = 10V$		40		0.02	40		300	μΑ
	$V_{DD} = 15V$		80		0.02	80		600	μΑ
LOW Level	I _O ≤ 1 μA								
Output Voltage	$V_{DD} = 5V$		0.05		0	0.05		0.05	V
	$V_{DD} = 10V$		0.05		0	0.05		0.05	V
	$V_{DD} = 15V$		0.05		0	0.05		0.05	V
HIGH Level	I _O ≤ 1 μA								
Output Voltage	$V_{DD} = 5V$	4.95		4.95	5.0		4.95		V
	$V_{DD} = 10V$	9.95		9.95	10		9.95		V
	V _{DD} = 15V	14.95		14.95	15		14.95		V V V V V
LOW Level	$V_{DD} = 5V, V_{O} = 0.5V \text{ or } 4.5V$		1.5		2.25	1.5		1.5	V
Input Voltage	$V_{DD} = 10V, V_{O} = 1V \text{ or } 9V$		3.0		4.5	3.0		3.0	V
	$V_{DD} = 15V$, $V_{O} = 1.5V$ or $13.5V$		4.0		6.75	4.0		4.0	V
HIGH Level	$V_{DD} = 5V, V_{O} = 0.5V \text{ or } 4.5V$	3.5		3.5	2.75		3.5		V
Input Voltage	$V_{DD} = 10V, V_{O} = 1V \text{ or } 9V$	7.0		7.0	5.5		7.0		V
	$V_{DD} = 15V$, $V_{O} = 1.5V$ or $13.5V$	11.0		11.0	8.25		11.0		μΑ
LOW Level Output	$V_{DD} = 5V, V_{O} = 0.4V$	0.52		0.44	0.88		0.36		mA
Current	$V_{DD} = 10V, V_{O} = 0.5V$	1.3		1.1	2.25		0.9		mA
(Note 3)	$V_{DD} = 15V, V_{O} = 1.5V$	3.6		3.0	8.8		2.4		mA
HIGH Level Output	$V_{DD} = 5V, V_{O} = 4.6V$	-0.52		-0.44	-0.88		-0.36		mA
Current	$V_{DD} = 10V, V_{O} = 9.5V$	-1.3		-1.1	-2.25		-0.9		mA
(Note 3)	$V_{DD} = 15V, V_{O} = 13.5V$	-3.6		-3.0	-8.8		-2.4		mA
Input Current	$V_{DD} = 15V, V_{IN} = 0V$		-0.30		-10 ⁻⁵	-0.30		-1.0	μΑ
	$V_{DD} = 15V, V_{IN} = 15V$		0.30		10 ⁻⁵	0.30		1.0	μΑ
	Current LOW Level Output Voltage HIGH Level Output Voltage LOW Level Input Voltage HIGH Level Input Voltage LOW Level Unput Voltage LOW Level Output Current (Note 3) HIGH Level Output Current (Note 3)	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{ c c c c } \hline \textbf{Parameter} & \textbf{Conditions} & \hline \textbf{Min} \\ \hline \textbf{Quiescent Device} & \textbf{V}_{DD} = 5 \textbf{V} \\ \textbf{Current} & \textbf{V}_{DD} = 10 \textbf{V} \\ \textbf{V}_{DD} = 15 \textbf{V} \\ \hline \textbf{LOW Level} & \textbf{I} \textbf{I} \textbf{O} \leq 1 \ \mu \textbf{A} \\ \textbf{Output Voltage} & \textbf{V}_{DD} = 5 \textbf{V} \\ \textbf{V}_{DD} = 10 \textbf{V} \\ \textbf{V}_{DD} = 15 \textbf{V} \\ \hline \textbf{HIGH Level} & \textbf{I} \textbf{I} \textbf{O} \leq 1 \ \mu \textbf{A} \\ \textbf{Output Voltage} & \textbf{V}_{DD} = 5 \textbf{V} \\ \textbf{V}_{DD} = 10 \textbf{V} \\ \textbf{V}_{DD} = 15 \textbf{V} \\ \textbf{V}_{DD} = 15 \textbf{V} \\ \textbf{Input Voltage} & \textbf{V}_{DD} = 5 \textbf{V}, \textbf{V}_{O} = 0.5 \textbf{V or } 4.5 \textbf{V} \\ \textbf{Input Voltage} & \textbf{V}_{DD} = 5 \textbf{V}, \textbf{V}_{O} = 1.5 \textbf{V or } 13.5 \textbf{V} \\ \textbf{Input Voltage} & \textbf{V}_{DD} = 5 \textbf{V}, \textbf{V}_{O} = 1.5 \textbf{V or } 13.5 \textbf{V} \\ \textbf{HIGH Level} & \textbf{V}_{DD} = 5 \textbf{V}, \textbf{V}_{O} = 1.5 \textbf{V or } 13.5 \textbf{V} \\ \textbf{Input Voltage} & \textbf{V}_{DD} = 15 \textbf{V}, \textbf{V}_{O} = 1.5 \textbf{V or } 13.5 \textbf{V} \\ \textbf{Input Voltage} & \textbf{V}_{DD} = 15 \textbf{V}, \textbf{V}_{O} = 1.5 \textbf{V or } 13.5 \textbf{V} \\ \textbf{Input Voltage} & \textbf{V}_{DD} = 5 \textbf{V}, \textbf{V}_{O} = 0.5 \textbf{V or } 13.5 \textbf{V} \\ \textbf{Input Level Output} & \textbf{V}_{DD} = 5 \textbf{V}, \textbf{V}_{O} = 0.5 \textbf{V} & 0.52 \\ \textbf{Current} & \textbf{V}_{DD} = 15 \textbf{V}, \textbf{V}_{O} = 0.5 \textbf{V} & 1.3 \\ \textbf{(Note 3)} & \textbf{V}_{DD} = 15 \textbf{V}, \textbf{V}_{O} = 1.5 \textbf{V} & 3.6 \\ \textbf{HIGH Level Output} & \textbf{V}_{DD} = 5 \textbf{V}, \textbf{V}_{O} = 4.6 \textbf{V} & -0.52 \\ \textbf{Current} & \textbf{V}_{DD} = 15 \textbf{V}, \textbf{V}_{O} = 9.5 \textbf{V} & -1.3 \\ \textbf{(Note 3)} & \textbf{V}_{DD} = 15 \textbf{V}, \textbf{V}_{O} = 3.5 \textbf{V} & -3.6 \\ \textbf{Input Current} & \textbf{V}_{DD} = 15 \textbf{V}, \textbf{V}_{O} = 1.5 \textbf{V}, \textbf{V}_{O} = 3.5 \textbf{V} & -3.6 \\ \hline \textbf{Input Current} & \textbf{V}_{DD} = 15 \textbf{V}, \textbf{V}_{O} = 1.5 \textbf{V}, \textbf{V}_{O} = 3.5 \textbf{V} & -3.6 \\ \hline \textbf{Input Current} & \textbf{V}_{DD} = 15 \textbf{V}, \textbf{V}_{O} = 1.5 \textbf{V}, \textbf{V}_{O} = 3.5 \textbf{V} & -3.6 \\ \hline \textbf{Input Current} & \textbf{V}_{DD} = 15 \textbf{V}, \textbf{V}_{O} = 1.5 \textbf{V}, \textbf{V}_{O} = 3.5 \textbf{V} & -3.6 \\ \hline \textbf{Input Current} & \textbf{V}_{DD} = 15 \textbf{V}, \textbf{V}_{O} = 1.5 \textbf{V}, \textbf{V}_{O} = 1.5 \textbf{V}, \textbf{V}_{O} = 1.5 \textbf{V}, \textbf{V}_{O} = 1.5 \textbf{V} & -3.6 \\ \hline \textbf{Input Current} & \textbf{V}_{DD} = 15 \textbf{V}, \textbf{V}_{O} = 1.5 \textbf{V}, $	$ \begin{array}{ c c c c c } \hline \textbf{Parameter} & \textbf{Conditions} & \hline \textbf{Min} & \textbf{Max} \\ \hline \textbf{Quiescent Device} & \textbf{V}_{DD} = 5V & 20 \\ \hline \textbf{Current} & \textbf{V}_{DD} = 10V & 40 \\ \hline \textbf{V}_{DD} = 15V & 80 \\ \hline \textbf{LOW Level} & II_{O} \leq 1 \ \mu \text{A} \\ \hline \textbf{Output Voltage} & \textbf{V}_{DD} = 5V & 0.05 \\ \hline \textbf{V}_{DD} = 15V & 0.05 \\ \hline \textbf{HIGH Level} & II_{O} \leq 1 \ \mu \text{A} \\ \hline \textbf{Output Voltage} & \textbf{V}_{DD} = 5V & 4.95 \\ \hline \textbf{V}_{DD} = 10V & 9.95 \\ \hline \textbf{V}_{DD} = 15V & 14.95 \\ \hline \textbf{LOW Level} & \textbf{V}_{DD} = 5V, V_{O} = 0.5V \text{ or } 4.5V & 1.5 \\ \hline \textbf{Input Voltage} & \textbf{V}_{DD} = 5V, V_{O} = 1.5V \text{ or } 13.5V & 4.0 \\ \hline \textbf{HIGH Level} & \textbf{V}_{DD} = 5V, V_{O} = 0.5V \text{ or } 4.5V & 3.5 \\ \hline \textbf{Input Voltage} & \textbf{V}_{DD} = 15V, V_{O} = 1.5V \text{ or } 13.5V & 11.0 \\ \hline \textbf{LOW Level Output} & \textbf{V}_{DD} = 5V, V_{O} = 0.4V & 0.52 \\ \hline \textbf{Current} & \textbf{V}_{DD} = 15V, V_{O} = 1.5V \text{ or } 13.5V & 1.3 \\ \hline \textbf{(Note 3)} & \textbf{V}_{DD} = 15V, V_{O} = 1.5V & 3.6 \\ \hline \textbf{HIGH Level Output} & \textbf{V}_{DD} = 5V, V_{O} = 4.6V & -0.52 \\ \hline \textbf{Current} & \textbf{V}_{DD} = 15V, V_{O} = 1.5V & -1.3 \\ \hline \textbf{(Note 3)} & \textbf{V}_{DD} = 15V, V_{O} = 1.5V & -1.3 \\ \hline \textbf{(Note 3)} & \textbf{V}_{DD} = 15V, V_{O} = 1.5V, V_{O} = 1.5V & -1.3 \\ \hline \textbf{(Note 3)} & \textbf{V}_{DD} = 15V, V_{O} = 1.5V, V_{O} = 1.5V & -1.3 \\ \hline \textbf{(Note 3)} & \textbf{V}_{DD} = 15V, V_{O} = 1.5V, V_{O} = 1.5V, -1.3 \\ \hline \textbf{(Note 3)} & \textbf{V}_{DD} = 15V, V_{O} = 1.5V, V_{O} = 1.5V, -1.3 \\ \hline \textbf{(Note 3)} & \textbf{V}_{DD} = 15V, V_{O} = 1.5V, V_{O} = 1.5V, -1.3 \\ \hline \textbf{(Note 3)} & \textbf{V}_{DD} = 15V, V_{O} = 1.5V, V_{O} = 1.5V, -1.3 \\ \hline \textbf{(Note 3)} & \textbf{V}_{DD} = 15V, V_{O} = 1.5V, V_{O} = 1.5V, -1.3 \\ \hline \textbf{(Note 3)} & \textbf{V}_{DD} = 15V, V_{O} = 1.5V, V_{O} = 1.5V, -1.3 \\ \hline \textbf{(Note 3)} & \textbf{V}_{DD} = 15V, V_{O} = 1.5V, V_{O} = 1.5V, -1.3 \\ \hline \textbf{(Note 3)} & \textbf{V}_{DD} = 15V, V_{O} = 1.5V, V_{O} = 1.5V, -1.3 \\ \hline \textbf{(Note 3)} & \textbf{(Note 3)}$	$ \begin{array}{ c c c c c } \hline \textbf{Parameter} & \textbf{Conditions} & \hline \textbf{Min} & \textbf{Max} & \textbf{Min} \\ \hline \textbf{Quiescent Device} & \textbf{V}_{DD} = 5V & 20 \\ \hline \textbf{Current} & \textbf{V}_{DD} = 10V & 40 \\ \hline \textbf{V}_{DD} = 15V & 80 \\ \hline \textbf{LOW Level} & \textbf{II}_{OI} \leq 1 \mu \text{A} \\ \hline \textbf{Output Voltage} & \textbf{V}_{DD} = 5V & 0.05 \\ \hline \textbf{V}_{DD} = 15V & 0.05 \\ \hline \textbf{HIGH Level} & \textbf{II}_{OI} \leq 1 \mu \text{A} \\ \hline \textbf{Output Voltage} & \textbf{V}_{DD} = 5V & 4.95 & 4.95 \\ \hline \textbf{V}_{DD} = 10V & 9.95 & 9.95 \\ \hline \textbf{V}_{DD} = 15V & 14.95 & 14.95 \\ \hline \textbf{Input Voltage} & \textbf{V}_{DD} = 5V, V_{O} = 0.5V \text{ or } 4.5V & 1.5 \\ \hline \textbf{Input Voltage} & \textbf{V}_{DD} = 5V, V_{O} = 1.5V \text{ or } 13.5V & 4.0 \\ \hline \textbf{HIGH Level} & \textbf{V}_{DD} = 5V, V_{O} = 1.5V \text{ or } 13.5V & 3.5 \\ \hline \textbf{Input Voltage} & \textbf{V}_{DD} = 15V, V_{O} = 1.5V \text{ or } 13.5V & 11.0 & 11.0 \\ \hline \textbf{LOW Level} & \textbf{V}_{DD} = 5V, V_{O} = 0.5V \text{ or } 4.5V & 3.5 & 3.5 \\ \hline \textbf{Input Voltage} & \textbf{V}_{DD} = 15V, V_{O} = 1.5V \text{ or } 13.5V & 11.0 & 11.0 \\ \hline \textbf{LOW Level Output} & \textbf{V}_{DD} = 5V, V_{O} = 0.4V & 0.52 & 0.44 \\ \hline \textbf{Current} & \textbf{V}_{DD} = 15V, V_{O} = 1.5V & 3.6 & 3.0 \\ \hline \textbf{HIGH Level Output} & \textbf{V}_{DD} = 15V, V_{O} = 1.5V & -1.5V & -0.52 & -0.44 \\ \hline \textbf{Current} & \textbf{V}_{DD} = 15V, V_{O} = 4.6V & -0.52 & -0.44 \\ \hline \textbf{Current} & \textbf{V}_{DD} = 15V, V_{O} = 4.6V & -0.52 & -0.44 \\ \hline \textbf{Current} & \textbf{V}_{DD} = 15V, V_{O} = 1.5V & -1.3 & -1.1 \\ \hline \textbf{(Note 3)} & \textbf{V}_{DD} = 15V, V_{O} = 13.5V & -3.6 & -3.0 \\ \hline \textbf{Input Current} & \textbf{V}_{DD} = 15V, V_{O} = 13.5V & -3.6 & -3.0 \\ \hline \textbf{Input Current} & \textbf{V}_{DD} = 15V, V_{IN} = 0V & -0.30 \\ \hline \textbf{Input Current} & \textbf{V}_{DD} = 15V, V_{IN} = 0V & -0.30 \\ \hline \textbf{Input Current} & \textbf{V}_{DD} = 15V, V_{IN} = 0V & -0.30 \\ \hline \textbf{Input Current} & \textbf{V}_{DD} = 15V, V_{IN} = 0V & -0.30 \\ \hline \textbf{Input Current} & \textbf{V}_{DD} = 15V, V_{IN} = 0V & -0.30 \\ \hline \textbf{Input Current} & \textbf{V}_{DD} = 15V, V_{IN} = 0V & -0.30 \\ \hline \textbf{Input Current} & \textbf{V}_{DD} = 15V, V_{IN} = 0V & -0.30 \\ \hline \textbf{Input Current} & \textbf{V}_{DD} = 15V, V_{IN} = 0V & -0.30 \\ \hline \textbf{Input Current} & \textbf{V}_{DD} = 15V, V$	$\begin{array}{ c c c c c } \hline \textbf{Parameter} & \textbf{Conditions} & \hline \textbf{Min} & \textbf{Max} & \textbf{Min} & \textbf{Typ} \\ \hline \textbf{Quiescent Device} & \textbf{V}_{DD} = 5V & 20 & 0.02 \\ \hline \textbf{Current} & \textbf{V}_{DD} = 10V & 40 & 0.02 \\ \hline \textbf{V}_{DD} = 15V & 80 & 0.02 \\ \hline \textbf{LOW Level} & \textbf{I} _{O} \leq 1 \mu \textbf{A} & \\ \hline \textbf{Output Voltage} & \textbf{V}_{DD} = 5V & 0.05 & 0 \\ \hline \textbf{V}_{DD} = 15V & 0.05 & 0 \\ \hline \textbf{V}_{DD} = 15V & 0.05 & 0 \\ \hline \textbf{V}_{DD} = 15V & 0.05 & 0 \\ \hline \textbf{V}_{DD} = 15V & 0.05 & 0 \\ \hline \textbf{V}_{DD} = 15V & 0.05 & 0 \\ \hline \textbf{V}_{DD} = 15V & 0.05 & 0 \\ \hline \textbf{V}_{DD} = 15V & 0.05 & 0 \\ \hline \textbf{V}_{DD} = 15V & 0.05 & 0 \\ \hline \textbf{V}_{DD} = 15V & 0.05 & 0 \\ \hline \textbf{V}_{DD} = 10V & 0.05 & 0 \\ \hline \textbf{V}_{DD} = 10V & 0.05 & 0 \\ \hline \textbf{V}_{DD} = 15V & 0.05 & 0 \\ \hline \textbf{V}_{DD} = 15V & 0.05 & 0.05 & 0 \\ \hline \textbf{V}_{DD} = 15V & 0.05 & 0.05 & 0.05 \\ \hline \textbf{V}_{DD$	Parameter Conditions Min Max Min Typ Max	Conditions Min Max Min Typ Max Min Quiescent Device V _{DD} = 5V 20 0.02 20 Current V _{DD} = 10V 40 0.02 40 V _{DD} = 15V 80 0.02 80 LOW Level IIo ≤ 1 μA 0.05 0 0.05 Output Voltage V _{DD} = 5V 0.05 0 0.05 HIGH Level IIo ≤ 1 μA 0.05 0 0.05 Output Voltage V _{DD} = 5V 0.05 0 0.05 V _{DD} = 10V 9.95 9.95 10 9.95 LOW Level V _{DD} = 5V, V _O = 0.5V or 4.5V 14.95 15 14.95 LOW Level V _{DD} = 5V, V _O = 0.5V or 13.5V 1.5 2.25 1.5 Input Voltage V _{DD} = 15V, V _O = 1.5V or 13.5V 3.5 3.5 2.75 3.5 Input Voltage V _{DD} = 5V, V _O = 0.5V or 4.5V 3.5 3.5 2.75 7.0 HIGH Level V _{DD} = 5V, V _O = 0.5V or 13.5V </td <td> Parameter Conditions Min Max Min Typ Max Min Max Ma</td>	Parameter Conditions Min Max Min Typ Max Min Max Ma


Note 3: I_{OL} and I_{OH} are tested one output at a time.


Symbol	Parameter	f = 20 ns, unless otherwise noted Conditions	Min	Тур	Max	Uı
t _{PHL, tPLH}	Propagation Delay	V _{DD} = 5V	+	200	400	
ФНС, ГРСН	Data to Output	$V_{DD} = 10V$		75	150	
	Data to Output	$V_{DD} = 15V$ $V_{DD} = 15V$		50	100	
tour tour	Propagation Delay	$V_{DD} = 5V$		200	400	
t _{PLH} , t _{PHL}	Enable to Output	$V_{DD} = 3V$ $V_{DD} = 10V$		80	160	
	Enable to Output	$V_{DD} = 15V$		60	120	
t	Propagation Delay	$V_{DD} = 5V$		175	350	
t _{PHL}	Clear to Output	$V_{DD} = 3V$ $V_{DD} = 10V$		80	160	
	Olear to Output	$V_{DD} = 15V$		65	130	
t _{PLH} , t _{PHL}	Propagation Delay	$V_{DD} = 5V$		225	450	
PLH, PHL	Address to Output	$V_{DD} = 3V$ $V_{DD} = 10V$		100	200	
	Address to Odiput	$V_{DD} = 15V$		75	150	'
t _{THL} , t _{TLH}	Transition Time	$V_{DD} = 5V$		100	200	
	(Any Output)	$V_{DD} = 3V$ $V_{DD} = 10V$		50	100	
	(Ally Output)	$V_{DD} = 15V$		40	80	
T _{WH} , T _{WL}	Minimum Data	$V_{DD} = 5V$	_	100	200	
	Pulse Width	$V_{DD} = 3V$ $V_{DD} = 10V$		50	100	
	i dise widti	$V_{DD} = 15V$		40	80	
t _{WH} , t _{WL}	Minimum Address	V _{DD} = 5V	+	200	400	
WH, WL	Pulse Width	$V_{DD} = 10V$		100	200	
	1 dioc Width	$V_{DD} = 15V$		65	125	
t _{WH}	Minimum Clear	V _{DD} = 5V	+	75	150	
WH	Pulse Width	$V_{DD} = 10V$		40	75	
	1 dioc Width	$V_{DD} = 15V$		25	50	
t _{SU}	Minimum Setup Time	V _{DD} = 5V		40	80	
-20	Data to E	$V_{DD} = 10V$		20	40	
	2444 10 2	$V_{DD} = 15V$		15	30	
t _H	Minimum Hold Time	V _{DD} = 5V		60	120	1
71	Data to E	$V_{DD} = 10V$		30	60	
		$V_{DD} = 15V$		25	50	
t _{SU}	Minimum Setup Time	V _{DD} = 5V		-15	50	1
00	Address to E	V _{DD} = 10V		0	30	
		V _{DD} = 15V		0	20	
t _H	Minimum Hold Time	V _{DD} = 5V		-50	15	
••	Address to E	V _{DD} = 10V		-20	10	
		V _{DD} = 15V		-15	5	
C _{PD}	Power Dissipation	Per Package	+	100		-
. 5	Capacitance	(Note 5)				·
C _{IN}	Input Capacitance	Any Input	<u> </u>	5.0	7.5	p


Note 4: AC Parameters are guaranteed by DC correlated testing.

Note 5: Dynamic power dissipation (P_D) is given by: $P_D = (C_{PD} + C_L) \ V_{CC}^2 f + P_Q$; where $C_L = load$ capacitance; f = f frequency of operation; for further details, see Application Note AN-90, "Family Characteristics".










16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Body Package Number M16A



16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N16E

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com