**TOSHIBA** TB62707F

TOSHIBA BI-CMOS INTEGRATED CIRCUIT SILICON MONOLITHIC

# TB62707F


### 8BIT LATCHES & CONSTANT CURRENT DRIVERS

The TB62707F is specifically designed for LED and LED DISPLAY constant current drivers.

This constant current output is able to set up external resistor (IOUT = 90mA MAX.).

This IC is monolithic integrated circuit designed to be used together with Bi-CMOS process.

The devices consist of 8bit latches, AND-GATE and Constant Current Drivers.



Weight: 0.32g (Typ.)

#### **FEATURES**

• Constant Current Output :

Can set up all output current with one resistor for 5 to 90mA.

Constant Output Current Matching:

OUTPUT-GND VOLTAGE	CURRENT MATCHING	OUTPUT CURRENT			
≧ 0.4 [V]	±6.0 [%]	5~40mA			
≥ 0.7 [V]	±6.0 [%]	40~90mA			

5V CMOS Compatible Input

Package: SSOP24-P-300

The information contained herein is subject to change without notice.


TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.

The products described in this document are subject to foreign exchange and foreign trade control laws.


The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.

The information contained herein is subject to change without notice.


### PIN CONNECTION (Top view)



### **BLOCK DIAGRAM**



### **TIMING DIAGRAM**



(Note) Latches are level sensitive, not rising edge sensitive and not synchronous CLOCK. Input of LATCH-terminal to "H" level, data passes latches, and input to "L" level, data hold latches.

Input of ENABLE-terminal to "H" level, all output (OUT0~7) do off.

### **TERMINAL DESCRIPTION**


PIN No.	PIN NAME	FUNCTION
1	LATCH	Input terminal of a data strobe. Latches passes data with "H" level input of LATCH-terminal, and hold data with "L" level input.
2	ENABLE	Input terminal of output enable. All outputs (OUT0~7) do off with "H" level input of ENABLE-terminal, and do on with "L" level input.
4~11	IN0~7	Input terminal of a parallel-data for latches.
3	NC	No connection.
12	L-GND	GND terminal for controll logic.
13	P-GND	GND terminal for output constant current drivers.
14~21	OUT0~7	Output terminals.
22	P-GND	GND terminal for output constant current drivers.
23	REXT	Input terminal of connects with a resister for to set up all output current.
24	$V_{DD}$	5V Supply voltage terminal

### TRUTH TABLE


IN0~7	LATCH	ENABLE	OUT0~7	
L	L	L	OFF	
Н	L	L	OFF	
L	Н	L	OFF	
Н	Н	L	ON	
L	7	L	OFF	
Н		L	ON	
Н		Н	OFF	

### **EQUIVALENT CIRCUIT OF INPUTS**


### 1. ENABLE terminal




### 2. **LATCH** terminal



### 3. CLOCK、SERIAL-IN terminal



### 4. SERIAL-OUT terminal



### MAXIMUM RATINGS (Ta = 25°C)

CHARACTERISTIC	SYMBOL	RATING	UNIT
Supply Voltage	Vcc	7.0	V
Input Voltage	V <sub>IN</sub>	$-0.3 \sim V_{DD} + 0.3$	٧
Output Current	lo	90.0	mΑ
Output Voltage	٧o	-0.3~17.0	٧
GND Terminal Current	IGND	720	mΑ
Power Dissipation	PD	780 (*)	mW
Operating Temperature	T <sub>opr</sub>	<b>- 40∼85</b>	°C
Storage Temperature	T <sub>stg</sub>	<b>- 55∼150</b>	Ç

(\*) On PCB ( $50 \times 50 \times 1.6$ mm Cu 30% Glass Epoxy PCB) Ambient temperature delated above 25°C in the proportion of 6.66mW/°C

### **RECOMMENDED OPERATING CONDITION** (Ta = $-40 \sim 85$ °C unless otherwise noted)

CHARACTERISTIC	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT	
Supply Voltage	V <sub>DD</sub>	_	4.5	5.0	5.5	V	
Output Voltage	Vo	_	_	_	15.0	V	
	IOUT	DC1 circuit	5.0	_	88	mA	
Output Current	IOH	SERIAL-OUT	_	_	- 1.0	mA	
	lOL	SERIAL-OUT	_	_	1.0	mA	
Input Voltage	$V_{IH}$	_	0.7 V <sub>DD</sub>		V <sub>DD</sub> + 0.3	V	
input voitage	V <sub>IL</sub>	_	- 0.3	_	0.3 V <sub>DD</sub>	V	
LATCH Pulse Width	tw LAT		100	_	_	ns	
LATCH Fulse Width	tw LAT		100	_	_		
INPUT Pulse Width	t <sub>w IN</sub>		4500		_		
INFOT Fulse Width	t <sub>w</sub> ĪN	],, 45,, 55,,	4500	_	_	115	
ENABLE Pulse Width	t <sub>w EN</sub>	$V_{DD} = 4.5V \sim 5.5V$	4500	_	_	ns	
ENABLE Puise Width	t <sub>w</sub> īN		4500	_	_		
Set-Up Time for LATCH	t <sub>setup</sub> (L)		100	_	_	ns	
Hold Time for ENABLE	thold (L)		100		_	ns	
Power Dissipation	PD	ON PCB, Ta = 85°C	_	_	0.60	W	

## **ELECTRICAL CHARACTERISTICS** ( $V_{DD} = 5.0V$ , $T_{a} = 25^{\circ}C$ unless otherwise noted)

CHAR	ACTERISTIC	SYMBOL	TEST CIR- CUIT	TEST CONDITION		MIN.	TYP.	MAX.	UNIT
Input	"H" Level	V <sub>IH</sub>	_		_	0.7 V <sub>DD</sub>	_	$V_{DD}$	٧
Voltage	"L" Level	V <sub>IL</sub>	_		_	GND	_	0.3 V <sub>DD</sub>	V
Output Leakage Current		loн	_	V <sub>OH</sub> = 15.0V		_	_	10	$\mu$ A
Output	SERIAL-OUT	V <sub>OL</sub>		I <sub>OL</sub> = 1.0mA		_	_	0.4	V
Voltage	3ERIAL-001	VOH	_	$I_{OL} = -1.0n$	nA	4.6		_	V
Output Co	urrent 1	lOL1	_	$V_{CE} = 0.7V$	$R_{EXT} = 620\Omega$	35.7	42.0	48.3	mΑ
Output Ci		I <sub>OL2</sub>	_	$V_{CE} = 0.4V$	(Include skew)	68.0	80.0	92.0	mΑ
	Current Skew	∆lOL1	_	$I_{O} = 40 \text{mA},$ $V_{CE} = 0.4 \text{V}$	$R_{EXT} = 620\Omega$		± 1.5	± 6.0	%
Output C	unnant 3	I <sub>OL3</sub>	_	$V_{CE} = 0.7V$	$R_{EXT} = 330\Omega$	64.2	75.5	86.8	mA
Output Ci	urrent 2	l <sub>OL4</sub>	_	V <sub>CE</sub> = 0.7V (Include skew)		63.8	75.0	86.2	mΑ
	Current Skew	∆l <sub>OL2</sub>	_	$I_{O} = 75 \text{mA}, V_{CE} = 0.7 \text{V} R_{EXT} = 330 \Omega$		_	± 1.5	± 6.0	%
	Supply Voltage Regulation		_	$R_{EXT} = 470\Omega$ , $T_{a} = -40 \sim 85^{\circ}C$		_	+ 5.0	_	% / <b>V</b>
Reference	Voltage	$v_{ref}$	_		<del>_</del>	_	1.26	_	V
		IDD (off) 1	_	$R_{EXT} = OPEN$ , $OUT1 \sim 8 = off$ , $V_{DD} = 4.5V$ , $\overline{ENABLE} = "H"$			0.6	1.2	
Supply Current "OFF"		IDD (off) 2	_	R <sub>EXT</sub> = $500\Omega$ , OUT1~8 = off, V <sub>DD</sub> = $4.5V$ , ENABLE = "H"		6.0	8.0	10.0	mΑ
		IDD (off) 3	_	$R_{EXT} = 280\Omega$ , OUT1~8 = off, $V_{DD} = 4.5V$ , ENABLE = "H"		12.0	15.0	18.0	
Supply Current "ON"		I <sub>DD</sub> (on) 1	_	$R_{EXT} = 500\Omega$ , $OUT1 \sim 8 = on$ , $V_{DD} = 4.5V$ , $\overline{ENABLE} = "L"$		8.0	13.0	20.0	mΑ
		I <sub>DD</sub> (on) 2	_	$R_{EXT} = 280\Omega$ , OUT1~8 = on, $V_{DD} = 4.5V$ , $\overline{ENABLE} = "L"$		18.0	25.0	35.0	IIIA


1998-06-11 5/11


### **SWITCHING CHARACTERISTICS** (Ta = 25°C, unless otherwise noted)

CHARACTERISTIC		SYMBOL	TEST CIR- CUIT	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Propagation Delay	IN-OUTn		_		_	600	1200	ns
Time ("L" to "H")	LATCH-OUTn	t <sub>pLH</sub>	_		_	600	1200	
	ENABLE-OUTn		_		_	600	1200	
Propagation Delay	IN-OUTn		_		_	300	1200	ns
Time ("H" to "L")	LATCH-OUTn	t <sub>pHL</sub>	_	V <sub>DD</sub> = 5.0V	_	300	1200	
	ENABLE-OUTn	· [	_	V <sub>CE</sub> = 0.4V V <sub>IH</sub> = V <sub>DD</sub>	_	300	1200	
Pulse Width	IN	t <sub>w IN</sub> , IN	_		_	2000	3500	
	LATCH	t <sub>w LAT</sub> , LAT	_	V <sub>IL</sub> = 0V	_	25	50	ns
	ENABLE	tw ENA, ENA	_	$R_{EXT} = 500\Omega$ $I_{OUT} = 40mA$	_	2000	3500	
Set-Up Time for	L-H		_		_	25	50	ns
LATCH & CLOCK	H-L	<sup>t</sup> setup <u>LAT</u>	_	$V_L = 3.0V$	_	25	50	ns
Hold Time for	L-H	4	_	$R_L = 65\Omega$	_	0	15	
LATCH & CLOCK	H-L	thold LAT	_	$C_L = 10.5pF$	_	0	15	ns
Maximum CLOCK Rise Time		t <sub>r</sub>	_		_	_	10	μs
Maximum CLOCK Fall Time		tf	_		_	_	10	μs
Output Rise Time		tor	_		200	1000	1200	ns
Output Fall Time		<sup>t</sup> of	_		200	1000	1200	ns

**TOSHIBA** 

### DC CHARACTERISTICS TEST CIRCUIT






### PRECAUTIONS for USING


Utmost care is necessary in the design of the output line,  $V_{CC}$  ( $V_{DD}$ ) and GND (L-GND, P-GND) line since IC may be destroyed due to short-circuit between outputs, air contamination fault, or fault by improper grounding.

### **TIMING WAVEFORM**


### 1. INn-OUTn





### 2. ENABLE-OUTn




### 3. LATCH-OUTn










### LED DRIVER TB6270X SERIES APPLICATION NOTE



TOSHIBA TB62707F

### [1] Output current (IOUT)

IOUT is set by the enternal resistor (R-EXT) as shown in Fig.1.

### [2] Total supply voltage (VLED)

This device can operate 0.4~0.7V (VO).


When a higher voltage is input to the devide, the excess voltage is consumed inside the device, that leads to power dissipation.

In order to minimize power dissipation and loss, we would like to recommended to set the total supply voltage as shown below.

```
V<sub>LED</sub> (Total supply voltage)
= V<sub>CE</sub> (Tr V<sub>sat</sub>) + V<sub>f</sub> (LED Forward voltage) + V<sub>O</sub> (IC supply voltage)
```

When the total supply is too high considering the power dissipation of this devide, an additional R can decrease the supply voltage (V<sub>O</sub>).

#### **APPLICATION**



### [3] Pattern layout


This device owns only one ground pin that means signal ground pin and power ground pin are common.


If ground pattern layout contains large inductance and impedance and the voltage between ground and LATCH, CLOCK terminals exceeds 2.5V by switching noise in operation, this device may missoperate. So we would life you to pay attention to pattern layout to minimize inductance.


Unit: mm


### **OUTLINE DRAWING**

SSOP24-P-300-1.00









Weight: 0.32g (Typ.)