## 1/2-inch Proaressive Scan CCD Image Sensor with Sauare Pixel for B/W Cameras

## For the availability of this product, please contact the sales office.

## Description

The ICX099AL is a $1 / 2$-inch optical interline CCD solid-state image sensor with a square pixel array and 800 K effective pixels. Progressive scan allows all pixels' signals to be output independently within approximately $1 / 15$ second. Also, the adoption of high-speed mode supports 30 frames per second. This chip features an electronic shutter with variable charge-storage time which makes it possible to
 realize high resolution, full-frame still image without a mechanical shutter. Further, high sensitivity and low dark current are achieved through the adoption of HAD (Hole-Accumulation Diode) sensors.
This chip is suitable for applications such as high resolution cameras for FA, etc.

## Features

- Progressive scan allows individual readout of the image signals from all pixels.
- High horizontal and vertical resolution still image without a mechanical shutter.
- Supports 30 frames per second mode
- Square pixel
- Horizontal drive frequency: 14.31818 MHz
- No voltage adjustments (reset gate and substrate bias are not adjusted.)
- High resolution, high sensitivity, low dark current
- Continuous variable-speed shutter
- Low smear
- Excellent antiblooming characteristics



## Block Diagram and Pin Configuration

(Top View)


| Pin No. | Symbol | Description | Pin No. | Symbol | Description |
| :---: | :--- | :--- | :---: | :--- | :--- |
| 1 | V $\phi 1$ | Vertical register transfer clock | 11 | VDD | Supply voltage |
| 2 | Vф2A | Vertical register transfer clock | 12 | GND | GND |
| 3 | NC |  | 13 | $\phi S U B$ | Substrate clock |
| 4 | Vф2B | Vertical register transfer clock | 14 | CsuB | Substrate bias*1 |
| 5 | NC |  | 15 | NC |  |
| 6 | Vф3 | Vertical register transfer clock | 16 | NC |  |
| 7 | GND | GND | 17 | VL | Protective transistor bias |
| 8 | GND | GND | 18 | $\phi R G$ | Reset gate clock |
| 9 | NC |  | 19 | H $\phi 1$ | Horizontal register transfer clock |
| 10 | Vout | Signal output | 20 | H $\phi 2$ | Horizontal register transfer clock |

${ }^{* 1}$ DC bias is generated within the CCD, so that this pin should be grounded externally through a capacitance of $0.1 \mu \mathrm{~F}$.

## Absolute Maximum Ratings

| Item |  | Ratings | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| Against $\phi$ SUB | Vdd, Vout, $\phi$ RG - $\phi$ SUB | -40 to +10 | V |  |
|  |  | -50 to +15 | V |  |
|  | V $\phi_{1}, \mathrm{~V}$ ¢ $3, \mathrm{~V}$ L $-\phi$ SUB | -50 to +0.3 | V |  |
|  | Hф1, Hф2, GND - $\phi$ SUB | -40 to +0.3 | V |  |
|  | Csub - $\phi$ SUB | -25 to | V |  |
| Against GND | Vdd, Vout, $\phi$ RG, Csub - GND | -0.3 to +18 | V |  |
|  |  | -10 to +18 | V |  |
|  | H $\phi_{1}$, H $\phi_{2}$ - GND | -10 to +5 | V |  |
| Against VL |  | -0.3 to +28 | V |  |
|  |  | -0.3 to +15 | V |  |
| Between input clock pins | Voltage difference between vertical clock input pins | to +15 | V | *2 |
|  | H $\phi_{1}$ - H中2 | -5 to +5 | V |  |
|  | $\mathrm{H}_{\phi 1}, \mathrm{H}_{\phi 2}-\mathrm{V} \phi^{3}$ | -13 to +13 | V |  |
| Storage temperature |  | -30 to +80 | ${ }^{\circ} \mathrm{C}$ |  |
| Operating temperature |  | -10 to +60 | ${ }^{\circ} \mathrm{C}$ |  |

[^0]Bias Conditions

| Item | Symbol | Min. | Typ. | Max. | Unit | Remarks |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Supply voltage | VDD | 14.55 | 15.0 | 15.45 | V |  |
| Protective transistor bias | VL | ${ }^{* 1}$ |  |  |  |  |
| Substrate clock | $\phi$ SUB | ${ }^{* 2}$ |  |  |  |  |
| Reset gate clock | $\phi$ RG | ${ }^{* 2}$ |  |  |  |  |

*1 VL setting is the VVL voltage of the vertical transfer clock waveform, or the same power supply as the VL power supply for the V driver should be used.
*2 Do not apply a DC bias to the substrate clock and reset gate clock pins, because a DC bias is generated within the CCD.

DC Characteristics

| Item | Symbol | Min. | Typ. | Max. | Unit | Remarks |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Supply current | IDD |  | 6.0 |  | mA |  |

## Clock Voltage Conditions

| Item | Symbol | Min. | Typ. | Max. | Unit | Waveform diagram | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Readout clock voltage | Vvt | 14.55 | 15.0 | 15.45 | V | 1 |  |
| Vertical transfer clock voltage | Vvioza | -0.05 | 0 | 0.05 | V | 2 | $\mathrm{VVH}=\mathrm{V}$ VH02A |
|  | VVH1, VVH2A, Vvi2b, Vvh3 | -0.2 | 0 | 0.05 | V | 2 |  |
|  | Vvli, Vvl2A, Vvlzb, Vvlz | -5.8 | -5.5 | -5.2 | V | 2 | $\mathrm{VVL}=(\mathrm{VVL1}+\mathrm{VvL3}) / 2$ |
|  | $\mathrm{V}_{\phi 1}$, $\mathrm{V}_{\phi 2 \mathrm{~A}}$, V $\mathbf{q}_{28}$, $\mathrm{V}_{\text {ф }}$ | 5.2 | 5.5 | 5.8 | V | 2 |  |
|  | \| VVL1 - VvL3 | |  |  | 0.1 | V | 2 |  |
|  | Vvнн |  |  | 0.3 | V | 2 | High-level coupling |
|  | VVHL |  |  | 1.0 | V | 2 | High-level coupling |
|  | VvLH |  |  | 0.5 | V | 2 | Low-level coupling |
|  | VvLL |  |  | 0.5 | V | 2 | Low-level coupling |
| Horizontal transfer clock voltage | Vфн | 4.75 | 5.0 | 5.25 | V | 3 |  |
|  | VнL | -0.05 | 0 | 0.05 | V | 3 |  |
| Reset gate clock voltage | V¢RG | 3.0 | 3.3 | 5.5 | V | 4 |  |
|  | VrgLh - Vrgli |  |  | 0.4 | V | 4 | Low-level coupling |
|  | Vrgl - Vrglm |  |  | 0.5 | V | 4 | Low-level coupling |
| Substrate clock voltage | Vфsub | 19.75 | 20.5 | 21.25 | V | 5 |  |

## Clock Equivalent Circuit Constant

| Item | Symbol | Min. | Typ. | Max. | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Capacitance between vertical transfer clock and GND | C¢V1 |  | 2200 |  | pF |  |
|  | Cфv2A, Cфv2B |  | 1800 |  | pF |  |
|  | CфV3 |  | 6800 |  | pF |  |
| Capacitance between vertical transfer clocks | CфV12A, Cфv2B1 |  | 1200 |  | pF |  |
|  | Cфv2a3, Cфv32b |  | 1000 |  | pF |  |
|  | CфV13 |  | 1500 |  | pF |  |
| Capacitance between horizontal transfer clock and GND | Cфн1, Cфн 2 |  | 56 |  | pF |  |
| Capacitance between horizontal transfer clocks | Сфнн |  | 120 |  | pF |  |
| Capacitance between reset gate clock and GND | CфRG |  | 10 |  | pF |  |
| Capacitance between substrate clock and GND | Cфsub |  | 400 |  | pF |  |
| Vertical transfer clock series resistor | $\mathrm{R}_{1}, \mathrm{R}_{2} \mathrm{~A}, \mathrm{R}_{2 \mathrm{~b}}, \mathrm{R}_{3}$ |  | 30 |  | $\Omega$ |  |
| Vertical transfer clock ground resistor | Rgnd |  | 30 |  | $\Omega$ |  |
| Horizontal transfer clock series resistor | Rфн |  | 20 |  | $\Omega$ |  |
| Horizontal transfer clock ground resistor | RH2 |  | 20 |  | k $\Omega$ |  |



Vertical transfer clock equivalent circuit


Horizontal transfer clock equivalent circuit

## Drive Clock Waveform Conditions

## (1) Readout clock waveform

VT


Note) Readout clock is used by composing vertical transfer clocks V 22 a and V 2 2 B .

## (2) Vertical transfer clock waveform

$V_{\phi 1}$




Vф3


$$
\begin{aligned}
& \mathrm{VVH}=\mathrm{VVH02A} \\
& \mathrm{VVL}=(\mathrm{VVLO1}+\mathrm{VVL03}) / 2
\end{aligned}
$$

$\mathrm{V}_{\mathrm{\phi}} \mathrm{~V} 1=\mathrm{V} \mathrm{VH}_{1}-\mathrm{VVL01}$
VфV2A $=$ VVH02A - VVL2A
V VV2B $=\mathrm{V}$ VH02B $-\mathrm{VVL2B}$ V ф $\mathrm{V} 3=\mathrm{V} \mathrm{VH} 3-\mathrm{VVL03}$
(3) Horizontal transfer clock waveform


Cross-point voltage for the $\mathrm{H}_{\phi 1}$ rising side of the horizontal transfer clocks $\mathrm{H} \phi 1$ and $\mathrm{H} \phi 2$ waveforms is $\mathrm{V}_{\text {cr }}$. The overlap period for twh and twl of horizontal transfer clocks $\mathrm{H} \phi 1$ and $\mathrm{H} \phi 2$ is two.
(4) Reset gate clock waveform


Vrglh is the maximum value and VrgLL is the minimum value of the coupling waveform during the period from Point $A$ in the above diagram until the rising edge of RG. In addition, Vrgl is the average value of Vrglh and Vrgll.

$$
V_{R G L}=\left(V_{R G L H}+V_{R G L L}\right) / 2
$$

Assuming $V_{\text {rgh }}$ is the minimum value during the interval twh, then:

$$
V_{\phi R G}=V_{R G H}-V_{R G L}
$$

Negative overshoot level during the falling edge of RG is Vralm.

## (5) Substrate clock waveform



Clock Switching Characteristics

*1 When vertical transfer clock driver CXD1267AN $\times 2$ are used.
${ }^{*} 2 \mathrm{tf} \geq \mathrm{tr}-2 \mathrm{~ns}$, and the cross-point voltage (VcR) for the $\mathrm{H} \phi 1$ rising side of the $\mathrm{H} \phi 1$ and $\mathrm{H} \phi 2$ waveforms must be at least $\mathrm{V} \phi \mathrm{H} / 2$ [V].

| Item | Symbol | two |  | Unit | Remarks |  |
| :---: | :---: | ---: | ---: | :--- | :--- | :--- |
|  |  | Min. | Typ. |  |  |  |
| Horizontal transfer clock | $\mathrm{H} \phi 1, \mathrm{H} \phi 2$ | 16 | 20 |  | ns |  |

Spectral Sensitivity Characteristics (excludes lens characteristics and light source characteristics)


Image Sensor Characteristics
$\left(\mathrm{Ta}=25^{\circ} \mathrm{C}\right)$

| Item | Symbol | Min. | Typ. | Max. | Unit | Measurement method | Remarks |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Sensitivity | S | 480 | 600 |  | mV | 1 | $1 / 30$ s accumulation mode |
| Saturation signal | Vsat | 500 |  |  | mV | 2 | $\mathrm{Ta}=60^{\circ} \mathrm{C}$ |
| Smear | Sm |  | 0.001 | 0.0025 | $\%$ | 3 | $1 / 15$ s accumulation mode |
| Video signal shading | SH |  |  | 20 | $\%$ | 4 | Zone 0 and I |
|  |  |  |  | 25 | $\%$ | 4 | Zone 0 to II |
| Dark signal | Vdt |  |  | 8 | mV | 5 | $\mathrm{Ta}=60^{\circ} \mathrm{C}$ |
| Dark signal shading | $\Delta \mathrm{Vdt}$ |  |  | 2 | mV | 6 | $\mathrm{Ta}=60^{\circ} \mathrm{C}$ |
| Lag | Lag |  |  | 0.5 | $\%$ | 7 |  |

## Zone Definition of Video Signal shading



## Measurement System



Note) Adjust the amplifier gain so that the gain between [ $\left.{ }^{*} \mathrm{~A}\right]$ and $\left[{ }^{*} \mathrm{~B}\right]$ equals 1.

## Image Sensor Characteristics Measurement Method

() Readout modes

The diagram below shows the output methods for the following two readout modes.


Note) Blacked out portions in the diagram indicate pixels which are not read out.

## 1. Progressive scan mode

In this mode, all pixel signals are output in non-interlace format in $1 / 15 \mathrm{~s}$.
The vertical resolution is approximately 760TV-lines and all pixel signals within the same exposure period are read out simultaneously, making this mode suitable for high resolution image capturing.
2. High-speed mode

The signals for all effective areas are output in approximately $1 / 30$ s by repeating readout pixels and nonreadout pixels every two lines. The vertical resolution is approximately 380TV-lines.
This readout mode emphasizes processing speed over vertical resolution.

## © Measurement conditions

1) In the following measurements, the device drive conditions are at the typical values of the bias and clock voltage conditions.
2) In the following measurements, spot blemishes are excluded and, unless otherwise specified, the optical black level $(\mathrm{OB})$ is used as the reference for the signal output, which is taken as the value measured at point [*B] of the measurement system.

## © Definition of standard imaging conditions

1) Standard imaging condition I:

Use a pattern box (luminance : $706 \mathrm{~cd} / \mathrm{m}^{2}$, color temperature of 3200 K halogen source) as a subject. (pattern for evaluation is not applicable.) Use a testing standard lens with CM500S ( $t=1.0 \mathrm{~mm}$ ) as an IR cut filter and image at F8. The luminous intensity to the sensor receiving surface at this point is defined as the standard sensitivity testing luminous intensity.
2) Standard imaging condition II:

Image a light source (color temperature of 3200 K ) with a uniformity of brightness within $2 \%$ at all angles. Use a testing standard lens with CM500S $(t=1.0 \mathrm{~mm})$ as an IR cut filter. The luminous intensity is adjusted to the value indicated in each testing item by the lens diaphragm.

1. Sensitivity

Set to standard imaging condition I. After selecting the electronic shutter mode with a shutter speed of $1 / 250$ s, measure the signal output ( $V$ s) at the center of the screen, and substitute the value into the following formula.
$S=V s \times \frac{250}{30}[m \mathrm{~V}]$
2. Saturation signal

Set to standard imaging condition II. After adjusting the luminous intensity to 10 times the intensity with the average value of the signal output, 150 mV , measure the minimum value of the signal output.
3. Smear

Set to standard imaging condition II. With the lens diaphragm at F5.6 to F8, first adjust the luminous intensity to 500 times the intensity with the average value of the signal output, 150 mV . Then after the readout clock is stopped and the charge drain is executed by the electronic shutter at the respective H blankings, measure the maximum value (Vsm [mV]) of the signal output and substitute the value into the following formula.
$\mathrm{Sm}=\frac{\mathrm{Vsm}}{150} \times \frac{1}{500} \times \frac{1}{10} \times 100[\%](1 / 10 \mathrm{~V}$ method conversion value)
4. Video signal shading

Set to standard imaging condition II. With the lens diaphragm at F5.6 to F8, adjust the luminous intensity so that the average value of the signal output is 150 mV . Then measure the maximum (Vmax [mV]) and minimum (Vmin [mV]) values of the signal output and substitute the values into the following formula.
$\mathrm{SH}=(\mathrm{Vmax}-\mathrm{Vmin}) / 150 \times 100[\%]$
5. Dark signal

Measure the average value of the signal output (Vdt [mV]) with the device ambient temperature $60^{\circ} \mathrm{C}$ and the device in the light-obstructed state, using the horizontal idle transfer level as a reference.
6. Dark signal shading

After measuring 5, measure the maximum (Vdmax [mV]) and minimum (Vdmin [mV]) values of the dark signal output and substitute the values into the following formula.
$\Delta \mathrm{Vdt}=\mathrm{Vdmax}-\mathrm{Vdmin}[\mathrm{mV}]$
7. Lag

Adjust the signal output value generated by strobe light to 150 mV . After setting the strobe light so that it strobes with the following timing, measure the residual signal (Vlag). Substitute the value into the following formula.

Lag $=($ Vlag/150 $) \times 100[\%]$


Light



Sensor Readout Clock Timing Chart Progressive Scan Mode


Sensor readout clocks XSG1 and XSG2 are used by composing XV2A and XV2B.


Sensor Readout Clock Timing Chart High-speed Mode


Sensor readout clock XSG1 is used by composing XV2A.

Drive Timing Chart (Vertical Sync) Progressive Scan Mode

Drive Timing Chart (Vertical Sync)

Drive Timing Chart (Horizontal Sync) Progressive Scan Mode


Drive Timing Chart (Horizontal Sync) High-speed Mode


## Notes on Handling

1) Static charge prevention

CCD image sensors are easily damaged by static discharge. Before handling be sure to take the following protective measures.
a) Either handle bare handed or use non-chargeable gloves, clothes or material.

Also use conductive shoes.
b) When handling directly use an earth band.
c) Install a conductive mat on the floor or working table to prevent the generation of static electricity.
d) lonized air is recommended for discharge when handling CCD image sensor.
e) For the shipment of mounted substrates, use boxes treated for the prevention of static charges.

## 2) Soldering

a) Make sure the package temperature does not exceed $80^{\circ} \mathrm{C}$.
b) Solder dipping in a mounting furnace causes damage to the glass and other defects. Use a ground 30W soldering iron and solder each pin in less than 2 seconds. For repairs and remount, cool sufficiently.
c) To dismount an image sensor, do not use a solder suction equipment. When using an electric desoldering tool, use a thermal controller of the zero cross On/Off type and connect it to ground.
3) Dust and dirt protection

Image sensors are packed and delivered by taking care of protecting its glass plates from harmful dust and dirt. Clean glass plates with the following operation as required, and use them.
a) Perform all assembly operations in a clean room (class 1000 or less).
b) Do not either touch glass plates by hand or have any object come in contact with glass surfaces. Should dirt stick to a glass surface, blow it off with an air blower. (For dirt stuck through static electricity ionized air is recommended.)
c) Clean with a cotton bud and ethyl alcohol if the grease stained. Be careful not to scratch the glass.
d) Keep in a case to protect from dust and dirt. To prevent dew condensation, preheat or precool when moving to a room with great temperature differences.
e) When a protective tape is applied before shipping, just before use remove the tape applied for electrostatic protection. Do not reuse the tape.
4) Installing (attaching)
a) Remain within the following limits when applying a static load to the package. Do not apply any load more than 0.7 mm inside the outer perimeter of the glass portion, and do not apply any load or impact to limited portions. (This may cause cracks in the package.)

b) If a load is applied to the entire surface by a hard component, bending stress may be generated and the package may fracture, etc., depending on the flatness of the ceramic portions. Therefore, for installation, use either an elastic load, such as a spring plate, or an adhesive.
c) The adhesive may cause the marking on the rear surface to disappear, especially in case the regulated voltage value is indicated on the rear surface. Therefore, the adhesive should not be applied to this area, and indicated values should be transferred to other locations as a precaution.
d) The upper and lower ceramic are joined by low melting point glass. Therefore, care should be taken not to perform the following actions as this may cause cracks.

- Applying repeated bending stress to the outer leads.
- Heating the outer leads for an extended period with a soldering iron.
- Rapidly cooling or heating the package.
- Applying any load or impact to a limited portion of the low melting point glass using tweezers or other sharp tools.
- Prying at the upper or lower ceramic using the low melting point glass as a fulcrum.

Note that the same cautions also apply when removing soldered products from boards.
e) Acrylate anaerobic adhesives are generally used to attach CCD image sensors. In addition, cyanoacrylate instantaneous adhesives are sometimes used jointly with acrylate anaerobic adhesives. (reference)
5) Others
a) Do not expose to strong light (sun rays) for long periods. For continuous using under cruel condition exceeding the normal using condition, consult our company.
b) Exposure to high temperature or humidity will affect the characteristics. Accordingly avoid storage or usage in such conditions.
Unit: mm
Package Outline



[^0]:    ${ }^{* 2}+24 \mathrm{~V}$ (Max.) when clock width $<10 \mu \mathrm{~s}$, clock duty factor $<0.1 \%$.

