## 8-bit transceiver with 9-bit parity checker/ generator and flag latch (3-State)

## 74ABT853

## FEATURES

- Low static and dynamic power dissipation with high speed and high output drive
- Open-collector ERROR output
- Output capability: +64mA/-32mA
- Latch-up protection exceeds 500mA per Jedec Std 17
- ESD protection exceeds 2000 V per MIL STD 883 Method 3015 and 200 V per Machine Model
- Power-up 3-State
- Live insertion/extraction permitted


## DESCRIPTION

The 74ABT853 high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive.

The 74ABT853 is an octal transceiver with a parity generator/checker and is intended for bus-oriented applications.
When Output Enable A (OEA) is High, it will place the A outputs in a high impedance state. Output Enable B (OEB) controls the B outputs in the same way.

The parity generator creates an odd parity output (PARITY) when $\overline{O E B}$ is Low. When OEA is Low, the parity of the B port, including the PARITY input, is checked for odd parity. When an error is detected, the error data is sent to the input of a latch. The error data can then be passed, stored, cleared, or sampled depending on the ENABLE and CLEAR control signals.
If both $\overline{\mathrm{OEA}}$ and $\overline{\mathrm{OEB}}$ are Low, data will flow from the A bus to the B bus and the part is forced into an error condition which creates an inverted PARITY output. This error condition can be used by the designer for system diagnostics.

## QUICK REFERENCE DATA

| SYMBOL | PARAMETER | CONDITIONS <br> $\mathbf{T}_{\text {amb }}=\mathbf{2 5}{ }^{\circ} \mathbf{C} ; \mathbf{G N D}=\mathbf{0 V}$ | TYPICAL | UNIT |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{LLH}}$ <br> $\mathrm{t}_{\mathrm{PHL}}$ | Propagation delay <br> An to Bn or Bn to An | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | 3.4 | ns |
| $\mathrm{t}_{\mathrm{PLH}}$ <br> $\mathrm{t}_{\mathrm{PHL}}$ | Propagation delay <br> An to PARITY | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | 7.4 | ns |
| $\mathrm{C}_{\mathrm{IN}}$ | Input capacitance | $\mathrm{V}_{\mathrm{I}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}}$ | 4 | pF |
| $\mathrm{C}_{/ / \mathrm{O}}$ | I/O capacitance | Outputs disabled; $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}}$ | 7 | pF |
| $\mathrm{I}_{\mathrm{CCZ}}$ | Total supply current | Outputs disabled; $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | 50 | $\mu \mathrm{~A}$ |

## ORDERING INFORMATION

| PACKAGES | TEMPERATURE RANGE | OUTSIDE NORTH AMERICA | NORTH AMERICA | DWG NUMBER |
| :--- | :---: | :---: | :---: | :---: |
| 24-Pin Plastic DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $74 \mathrm{ABT853} \mathrm{~N}$ | $74 \mathrm{ABT853} \mathrm{~N}$ | SOT222-1 |
| 24-Pin plastic SO | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $74 \mathrm{ABT853} \mathrm{D}$ | $74 \mathrm{ABT853} \mathrm{D}$ | SOT137-1 |
| 24-Pin Plastic SSOP Type II | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $74 \mathrm{ABT853} \mathrm{DB}$ | $74 \mathrm{ABT853} \mathrm{DB}$ | SOT340-1 |
| 24-Pin Plastic TSSOP Type I | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $74 \mathrm{ABT853} \mathrm{PW}$ | $74 \mathrm{ABT853PW}$ DH | SOT355-1 |

## PIN CONFIGURATION



LOGIC SYMBOL


## 8-bit transceiver with 9-bit parity checker/ generator and flag latch (3-State)

## PIN DESCRIPTION

| SYMBOL | PIN NUMBER | NAME AND FUNCTION |
| :---: | :---: | :--- |
| A0 - A7 | $2,3,4,5,6,7,8,9$ | A port 3-State inputs/outputs |
| B0 - B7 | $23,22,21,20,19,18,17,16$ | B port 3-State inputs/outputs |
| OEA | 1 | Enables the A outputs when Low |
| OEB | 14 | Enables the B outputs when Low |
| PARITY | 15 | Parity output/input |
| ERROR | 10 | Error output (open collector) |
| CLEAR | 11 | Clears the error flag register when Low |
| ENABLE | 13 | Enable input (active-Low) |
| GND | 12 | Ground (OV) |
| $\mathrm{V}_{\mathrm{CC}}$ | 24 | Positive supply voltage |

## FUNCTION TABLE

| MODE | INPUTS |  |  |  | OUTPUTS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | OEB | OEA | $\begin{gathered} \text { An } \\ \Sigma \text { OF HIGHS } \end{gathered}$ | Bn + PARITY $\Sigma$ OF HIGHS | An | Bn | PARITY |
| A data to B bus and generate odd parity output | L | H | Odd Even | (output) | (input) | An | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ |
| B data to A bus and check for parity error ${ }^{1}$ | H | L | (output) | X | Bn | (input) | (input) |
| $A$ bus and $B$ bus disabled ${ }^{2}$ | H | H | X | X | Z | Z | Z |
| $A$ data to $B$ bus and generate inverted parity output | L | L | Odd Even | (output) | (input) | An | $\begin{gathered} \mathrm{H} \\ \mathrm{~L} \end{gathered}$ |

## NOTES:

1. Error checking is detailed in the Error Flag Function Table below.
2. When ENABLE is Low, ERROR is Low if the sum of $A$ inputs is even or ERROR is High if the sum of $A$ inputs is odd.

## ERROR FLAG FUNCTION TABLE

| MODE | INPUTS |  |  | INTERNAL NODE POINT "P" | OUTPUT PRE-STATE ERRORn-1 | ERROR OUTPUT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | ENABLE | CLEAR | Bn + PARITY $\Sigma$ OF HIGHS |  |  |  |
| Pass | L | L | Odd Even | $\stackrel{H}{\mathrm{H}}$ | X | $\underset{\mathrm{L}}{\mathrm{H}}$ |
| Sample | L | H | $\begin{aligned} & \hline \text { Odd } \\ & \text { Even } \\ & \text { X } \end{aligned}$ | H L X | H L L | H L |
| Clear | H | L | X | X | X | H |
| Store | H | H | X | X | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ |

[^0]
## 8-bit transceiver with 9-bit parity checker/ generator and flag latch (3-State)

## LOGIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS ${ }^{1,2}$

| SYMBOL | PARAMETER | CONDITIONS | RATING | UNIT |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | DC supply voltage | -0.5 to +7.0 | V |  |
| $\mathrm{I}_{\text {IK }}$ | DC input diode current | $\mathrm{V}_{\mathrm{I}}<0$ | -18 | mA |
| $\mathrm{~V}_{\mathrm{I}}$ | DC input voltage $^{3}$ |  | -1.2 to +7.0 | V |
| $\mathrm{I}_{\text {OK }}$ | DC output diode current | $\mathrm{V}_{\mathrm{O}}<0$ | -50 | mA |
| $\mathrm{~V}_{\text {OUT }}$ | DC output voltage ${ }^{3}$ | output in Off or High state | -0.5 to +5.5 | V |
| $\mathrm{I}_{\text {OUT }}$ | DC output current | output in Low state | 128 | mA |
| $\mathrm{~T}_{\text {stg }}$ | Storage temperature range | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |  |

## NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed $150^{\circ} \mathrm{C}$.
3. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

## 8-bit transceiver with 9-bit parity checker/ generator and flag latch (3-State)

## RECOMMENDED OPERATING CONDITIONS

| SYMBOL PARAMETER | LIMITS |  | UNIT |  |
| :---: | :--- | :---: | :---: | :---: |
|  |  | MIN | MAX |  |
| $\mathrm{V}_{\mathrm{CC}}$ | DC supply voltage | 4.5 | 5.5 | V |
| $\mathrm{~V}_{\mathrm{I}}$ | Input voltage | 0 | $\mathrm{~V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | 2.0 |  | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Low-level input voltage |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{OH}}$ | High-level output current |  | -32 | mA |
| $\mathrm{I}_{\mathrm{OL}}$ | Low-level output current |  | 64 | mA |
| $\Delta \mathrm{t} / \Delta \mathrm{V}$ | Input transition rise or fall rate | 0 | 5 | $\mathrm{~ns} / \mathrm{V}$ |
| $\mathrm{T}_{\mathrm{amb}}$ | Operating free-air temperature range | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |

## DC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER |  | TEST CONDITIONS | LIMITS |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{T}_{\text {amb }}=+25^{\circ} \mathrm{C}$ | $\begin{gathered} \mathrm{T}_{\mathrm{amb}}=-40^{\circ} \mathrm{C} \\ \text { to }+85^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | Min | Typ | Max | Min | Max |  |
| $\mathrm{V}_{\mathrm{IK}}$ | Input clamp vol | tage |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{l}_{\mathrm{IK}}=-18 \mathrm{~mA}$ |  | -0.9 | -1.2 |  | -1.2 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage All outputs except ERROR |  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=-3 \mathrm{~mA} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ | 2.5 | 3.5 |  | 2.5 |  | V |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=-3 \mathrm{~mA} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ | 3.0 | 4.0 |  | 3.0 |  | V |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{l}_{\mathrm{OH}}=-32 \mathrm{~mA} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ | 2.0 | 2.6 |  | 2.0 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Low-level outp | t voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{OL}}=64 \mathrm{~mA} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ |  | 0.42 | 0.55 |  | 0.55 | V |
| 1 | Input leakage current | Control pins | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=$ GND or 5.5 V |  | $\pm 0.01$ | $\pm 1.0$ |  | $\pm 1.0$ | $\mu \mathrm{A}$ |
|  |  | Data pins | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=$ GND or 5.5 V |  | $\pm 5$ | $\pm 100$ |  | $\pm 100$ | $\mu \mathrm{A}$ |
| IOFF | Power-off leakage current |  | $\mathrm{V}_{\mathrm{CC}}=0.0 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}$ or $\mathrm{V}_{\mathrm{I}} \leq 4.5 \mathrm{~V}$ |  | $\pm 5.0$ | $\pm 100$ |  | $\pm 100$ | $\mu \mathrm{A}$ |
| IPU/PD | Power-up/down 3-State output current ${ }^{3}$ |  | $\begin{array}{\|l} \mathrm{V}_{\mathrm{CC}}=2.1 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{GND} \text { or } \mathrm{V}_{\mathrm{CC}} \\ \mathrm{~V} \frac{\mathrm{OE}}{\mathrm{OE}}=\text { Don't care } \end{array}$ |  | $\pm 5.0$ | $\pm 50$ |  | $\pm 50$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IH }}+\mathrm{I}_{\text {OzH }}$ | 3-State output High current |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=2.7 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ |  | 5.0 | 50 |  | 50 | $\mu \mathrm{A}$ |
| $\mathrm{IIL}^{+} \mathrm{I}_{\text {OZL }}$ | 3-State output Low current |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ |  | -5.0 | -50 |  | -50 | $\mu \mathrm{A}$ |
| $I_{\text {CEX }}$ | Output high leakage current |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{GND}$ or $\mathrm{V}_{\mathrm{CC}}$ |  | 5.0 | 50 |  | 50 | $\mu \mathrm{A}$ |
| 10 | Output current ${ }^{1}$ |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=2.5 \mathrm{~V}$ | -50 | -100 | -180 | -50 | -180 | mA |
| $\mathrm{I}_{\mathrm{CCH}}$ | Quiescent supply current |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$; Outputs High, $\mathrm{V}_{\mathrm{I}}=\mathrm{GND}$ or $\mathrm{V}_{\mathrm{CC}}$ |  | 0.5 | 250 |  | 250 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {CCL }}$ |  |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$; Outputs Low, $\mathrm{V}_{\mathrm{I}}=\mathrm{GND}$ or $\mathrm{V}_{\mathrm{CC}}$ |  | 25 | 38 |  | 38 | mA |
| I ccz |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} \text {; Outputs 3-State; } \\ & \mathrm{V}_{\mathrm{I}}=\mathrm{GND} \text { or } \mathrm{V}_{\mathrm{CC}} \end{aligned}$ |  | 0.5 | 50 |  | 50 | $\mu \mathrm{A}$ |
| $\Delta_{\text {cc }}$ | Additional supply current per input pin ${ }^{2}$ |  | Outputs enabled, one input at 3.4V, other inputs at $\mathrm{V}_{\mathrm{CC}}$ or $\mathrm{GND} ; \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ |  | 0.5 | 1.5 |  | 1.5 | mA |
|  |  |  | Outputs 3-State, one data input at 3.4V, other inputs at $\mathrm{V}_{\mathrm{CC}}$ or $\mathrm{GND} ; \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ |  | 0.01 | 50 |  | 50 | $\mu \mathrm{A}$ |
|  |  |  | Outputs 3-State, one enable input at 3.4 V , other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND ; $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ |  | 0.5 | 1.5 |  | 1.5 | mA |

## NOTES:

1. Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
2. This is the increase in supply current for each input at 3.4 V .
3. This parameter is valid for any $\mathrm{V}_{\mathrm{CC}}$ between 0 V and 2.1 V , with a transition time of up to 10 msec . From $\mathrm{V}_{\mathrm{CC}}=2.1 \mathrm{~V}$ to $\mathrm{V} \mathrm{CC}=5 \mathrm{~V} \pm 10 \%$, a transition time of up to $100 \mu \mathrm{sec}$ is permitted. The ERROR output pin 10 is not included in this spec due to the open collector design.

## AC CHARACTERISTICS

GND $=0 \mathrm{~V} ; \mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=2.5 \mathrm{~ns} ; \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=500 \Omega$

| SYMBOL | PARAMETER | WAVEFORMS | LIMITS |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{amb}}=+25^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{cc}}=+5.0 \mathrm{~V} \end{gathered}$ |  |  | $\begin{aligned} \mathrm{T}_{\mathrm{amb}} & =-40 \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}} & =+5.0 \mathrm{~V} \pm 10 \% \end{aligned}$ |  |  |
|  |  |  | Min | Typ | Max | Min | Max |  |
| $\begin{aligned} & \text { tpLH } \\ & \text { tpHL } \\ & \hline \end{aligned}$ | Propagation delay An to Bn or Bn to An | 4 | $\begin{aligned} & 1.2 \\ & 1.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 3.4 \\ & 2.6 \end{aligned}$ | $\begin{aligned} & 4.8 \\ & 4.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1.2 \\ & 1.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 5.3 \\ & 4.5 \\ & \hline \end{aligned}$ | ns |
| $\begin{aligned} & \text { tpLH } \\ & \text { tpHL } \\ & \hline \end{aligned}$ | Propagation delay An to PARITY | 1, 4 | $\begin{aligned} & 2.1 \\ & 2.5 \end{aligned}$ | $\begin{aligned} & 7.4 \\ & 7.4 \end{aligned}$ | $\begin{aligned} & 9.5 \\ & 9.7 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 2.1 \\ & 2.5 \end{aligned}$ | $\begin{aligned} & \hline 11.2 \\ & 11.0 \\ & \hline \end{aligned}$ | ns |
| $\begin{aligned} & \text { tpLH } \\ & \text { tpHL } \\ & \hline \end{aligned}$ | Propagation delay OEA to PARITY | 1, 4 | $\begin{aligned} & 1.8 \\ & 2.3 \\ & \hline \end{aligned}$ | $\begin{aligned} & 6.6 \\ & 6.7 \end{aligned}$ | $\begin{aligned} & 8.5 \\ & 8.6 \end{aligned}$ | $\begin{aligned} & 1.8 \\ & 2.3 \\ & \hline \end{aligned}$ | $\begin{aligned} & 10.5 \\ & 10.0 \end{aligned}$ | ns |
| tpLH | Propagation delay CLEAR to ERROR | 3 | 1.0 | 3.6 | 5.5 | 1.0 | 6.2 | ns |
| $\begin{aligned} & \hline \mathrm{tpLH} \\ & \mathrm{t}_{\mathrm{PHHL}} \\ & \hline \end{aligned}$ | Propagation delay ENABLE to ERROR | 4 | $\begin{aligned} & 1.8 \\ & 1.8 \\ & \hline \end{aligned}$ | $\begin{aligned} & 3.8 \\ & 4.5 \end{aligned}$ | $\begin{aligned} & 5.1 \\ & 5.8 \end{aligned}$ | $\begin{aligned} & 1.8 \\ & 1.8 \\ & \hline \end{aligned}$ | $\begin{aligned} & 6.0 \\ & 6.6 \\ & \hline \end{aligned}$ | ns |
| $\begin{aligned} & \text { tpLH } \\ & t_{\text {PHLL }} \\ & \hline \end{aligned}$ | Propagation delay Bn or PARITY to ERROR | 1,4 | $\begin{aligned} & 2.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 7.9 \\ & 9.0 \end{aligned}$ | $\begin{aligned} & 10.1 \\ & 11.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 3.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 11.7 \\ & 12.8 \end{aligned}$ | ns |
| $\begin{aligned} & \mathrm{tpzH}^{2} \\ & \mathrm{t}_{\mathrm{PLZL}} \end{aligned}$ | Output enable time OEA to An or OEB to Bn, PARITY | 2, 5 | $\begin{aligned} & 1.0 \\ & 2.1 \\ & \hline \end{aligned}$ | $\begin{aligned} & 3.2 \\ & 4.1 \end{aligned}$ | $\begin{aligned} & 5.1 \\ & 5.8 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 2.1 \end{aligned}$ | $\begin{aligned} & 6.2 \\ & 6.7 \end{aligned}$ | ns |
| $\begin{aligned} & \text { tpHz } \\ & \text { tpLZ } \\ & \hline \end{aligned}$ | Output disable time OEA to An or OEB to Bn, PARITY | 2, 5 | $\begin{aligned} & 3.1 \\ & 3.2 \\ & \hline \end{aligned}$ | $\begin{aligned} & 5.1 \\ & 5.6 \\ & \hline \end{aligned}$ | $\begin{aligned} & 7.3 \\ & 7.2 \\ & \hline \end{aligned}$ | $\begin{aligned} & 3.1 \\ & 3.2 \\ & \hline \end{aligned}$ | $\begin{aligned} & 7.9 \\ & 8.1 \\ & \hline \end{aligned}$ | ns |

## AC SETUP REQUIREMENTS

GND $=0 \mathrm{~V} ; \mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=2.5 \mathrm{~ns} ; \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=500 \Omega$

| SYMBOL | PARAMETER | WAVEFORMS | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{amb}}=+25^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \end{gathered}$ |  | $\begin{aligned} \mathrm{T}_{\text {amb }} & =-40 \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}} & =+5.0 \mathrm{~V} \pm 10 \% \end{aligned}$ |  |
|  |  |  | MIN | TYP | MIN |  |
| $\begin{aligned} & \hline \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \end{aligned}$ | Setup time, High or Low Bn or PARITY to ENABLE | 6 | $\begin{aligned} & 8.5 \\ & 8.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & 6.5 \\ & 3.6 \\ & \hline \end{aligned}$ | $\begin{aligned} & 8.5 \\ & 8.5 \end{aligned}$ | ns |
| $\begin{aligned} & \hline \mathrm{t}_{\mathrm{h}}(\mathrm{H}) \\ & \mathrm{th}_{\mathrm{h}}(\mathrm{~L}) \end{aligned}$ | Hold time, High or Low Bn or PARITY to ENABLE | 6 | $\begin{aligned} & 0.0 \\ & 0.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline-3.4 \\ & -6.3 \end{aligned}$ | $\begin{aligned} & \hline 0.0 \\ & 0.0 \\ & \hline \end{aligned}$ | ns |
| $\mathrm{t}_{\mathrm{s}}(\mathrm{H})$ | Setup time, High CLEAR to ENABLE | 6 | 2.0 | -1.6 | 2.0 | ns |
| $t_{\text {h }}(\mathrm{L})$ | Hold time, Low CLEAR to ENABLE | 6 | 3.0 | 1.8 | 3.0 | ns |
| $\mathrm{t}_{\mathrm{w}}(\mathrm{L})$ | Pulse width, Low CLEAR | 3 | 3.5 | 1.0 | 3.5 | ns |
| $t_{w}(\mathrm{~L})$ | Pulse width, Low ENABLE ENABLE | 6 | 4.0 | 2.5 | 4.0 | ns |

## AC WAVEFORMS

## $\mathrm{V}_{\mathrm{M}}=1.5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=\mathrm{GND}$ to 3.0 V



Waveform 1. Propagation Delay For Inverting Output


Waveform 2. 3-State Output Enable Time to High Level and Output Disable Time from High Level


Waveform 3. CLEAR Pulse Width and CLEAR to ERROR Delay


Waveform 4. Propagation Delay For Non-Inverting Output


Waveform 5. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level


Waveform 6. Data Setup and Hold Times and ENABLE Pulse Width

8-bit transceiver with 9-bit parity checker/ generator and flag latch (3-State)

TYPICAL PROPAGATION DELAYS VERSUS LOAD FOR OPEN COLLECTOR OUTPUTS


NOTE:
When using Open-Collector parts, the value of the pull-up resistor greatly affects the value of the tpLH. For example, changing the specified pull-up resistor value from $500 \Omega$ to $100 \Omega$ will improve the $t_{\text {PLH }}$ over $300 \%$ with only a slight change in the $t_{\text {PHL }}$. However, if the value of the pull-up resistor is changed, the user must make certain that the total lol current through the resistor and the total I IL's of the receivers does not exceed the lol maximum specification.

## TEST CIRCUIT AND WAVEFORM



Test Circuit for 3-State Outputs
SWITCH POSITION

| TEST | SWITCH |
| :---: | :---: |
| tPLZ | closed |
| tPZL | closed |
| All other | open |

LOAD VALUES

| OUTPUT | $\mathbf{R}_{\mathbf{X}}$ | $\mathbf{V}_{\mathbf{X}}$ |
| :---: | :---: | :---: |
| ERROR | $100 \Omega$ | $\mathrm{~V}_{\mathrm{CC}}$ |
| All other | $500 \Omega$ | 7.0 V |


$\mathrm{V}_{\mathrm{M}}=1.5 \mathrm{~V}$
Input Pulse Definition

| FAMILY | INPUT PULSE REQUIREMENTS |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Amplitude | Rep. Rate | $t_{W}$ | $t_{R}$ | $t_{F}$ |
|  | 3.0 V | 1 MHz | 500 ns | 2.5 ns | 2.5 ns |

## DEFINITIONS

$R_{L}=$ Load resistor; see AC CHARACTERISTICS for value.
$C_{L}=$ Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.
$\mathrm{R}_{\mathrm{T}}=$ Termination resistance should be equal to $\mathrm{Z}_{\mathrm{OUT}}$ of pulse generators.


[^0]:    H = High voltage level steady state
    $\mathrm{L}=$ Low voltage level steady state
    $\mathrm{X}=$ Don't care
    Z = High impedance "off" state

