

# OKI Semiconductor

## MSM51V17800D/DSL

2,097,152-Word × 8-Bit DYNAMIC RAM : FAST PAGE MODE TYPE

### DESCRIPTION

The MSM51V17800D/DSL is a 2,097,152-word × 8-bit dynamic RAM fabricated in Oki's silicon-gate CMOS technology. The MSM51V17800D/DSL achieves high integration, high-speed operation, and low-power consumption because Oki manufactures the device in a quadruple-layer polysilicon/double-layer metal CMOS process. The MSM51V17800D/DSL is available in a 28-pin plastic SOJ or 28-pin plastic TSOP. The MSM51V17800DSL (the self-refresh version) is specially designed for lower-power applications.


### FEATURES

- 2,097,152-word × 8-bit configuration
  - Single 3.3 V power supply, ±0.3 V tolerance
  - Input : LVTTTL compatible, low input capacitance
  - Output : LVTTTL compatible, 3-state
  - Refresh : 2048 cycles/32 ms, 2048 cycles/128 ms (SL version)
  - Fast page mode, read modify write capability
  - $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh, hidden refresh,  $\overline{\text{RAS}}$ -only refresh capability
  - $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  self-refresh capability (SL version)
  - Multi-bit test mode capability
  - Package options:
    - 28-pin 400 mil plastic SOJ (SOJ28-P-400-1.27) (Product : MSM51V17800D/DSL-xxJS)
    - 28-pin 400 mil plastic TSOP (TSOPII28-P-400-1.27-K) (Product : MSM51V17800D/DSL-xxTS-K)
- xx indicates speed rank.

### PRODUCT FAMILY

Family	Access Time (Max.)				Cycle Time (Min.)	Power Dissipation	
	t <sub>RAC</sub>	t <sub>AA</sub>	t <sub>CAC</sub>	t <sub>OEA</sub>		Operating (Max.)	Standby (Max.)
MSM51V17800D/DSL-50	50 ns	25 ns	13 ns	13 ns	90 ns	360 mW	1.8 mW/ 0.72 mW (SL version)
MSM51V17800D/DSL-60	60 ns	30 ns	15 ns	15 ns	110 ns	324 mW	
MSM51V17800D/DSL-70	70 ns	35 ns	20 ns	20 ns	130 ns	288 mW	


**PIN CONFIGURATION (TOP VIEW)**



Pin Name	Function
A0 - A9, A10R	Address Input
RAS	Row Address Strobe
CAS	Column Address Strobe
DQ1 - DQ8	Data Input/Data Output
OE	Output Enable
WE	Write Enable
V <sub>CC</sub>	Power Supply (3.3 V)
V <sub>SS</sub>	Ground (0 V)
NC	No Connection

Note : The same power supply voltage must be provided to every V<sub>CC</sub> pin, and the same GND voltage level must be provided to every V<sub>SS</sub> pin.

**BLOCK DIAGRAM**



## ELECTRICAL CHARACTERISTICS

### Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Voltage on Any Pin Relative to $V_{SS}$	$V_T$	-0.5 to 4.6	V
Short Circuit Output Current	$I_{OS}$	50	mA
Power Dissipation	$P_D^*$	1	W
Operating Temperature	$T_{opr}$	0 to 70	°C
Storage Temperature	$T_{stg}$	-55 to 150	°C

\*:  $T_a = 25^\circ\text{C}$

### Recommended Operating Conditions

( $T_a = 0^\circ\text{C}$  to  $70^\circ\text{C}$ )

Parameter	Symbol	Min.	Typ.	Max.	Unit
Power Supply Voltage	$V_{CC}$	3.0	3.3	3.6	V
	$V_{SS}$	0	0	0	V
Input High Voltage	$V_{IH}$	2.0	—	$V_{CC} + 0.3$	V
Input Low Voltage	$V_{IL}$	-0.3	—	0.8	V

### Capacitance

( $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$ ,  $T_a = 25^\circ\text{C}$ ,  $f = 1\text{ MHz}$ )

Parameter	Symbol	Typ.	Max.	Unit
Input Capacitance (A0 - A9, A10R)	$C_{IN1}$	—	5	pF
Input Capacitance ( $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{WE}}$ , $\overline{\text{OE}}$ )	$C_{IN2}$	—	7	pF
Output Capacitance (DQ1 - DQ8)	$C_{I/O}$	—	7	pF

DC Characteristics

(V<sub>CC</sub> = 3.3 V ±0.3 V, T<sub>a</sub> = 0°C to 70°C)

Parameter	Symbol	Condition	MSM51V17800 D/DSL-50		MSM51V17800 D/DSL-60		MSM51V17800 D/DSL-70		Unit	Note
			Min.	Max.	Min.	Max.	Min.	Max.		
			Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -2.0 mA	2.4	V <sub>CC</sub>	2.4		
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 2.0 mA	0	0.4	0	0.4	0	0.4	V	
Input Leakage Current	I <sub>LI</sub>	0 V ≤ V <sub>I</sub> ≤ V <sub>CC</sub> + 0.3 V; All other pins not under test = 0 V	-10	10	-10	10	-10	10	μA	
Output Leakage Current	I <sub>LO</sub>	DQ disable 0 V ≤ V <sub>O</sub> ≤ V <sub>CC</sub>	-10	10	-10	10	-10	10	μA	
Average Power Supply Current (Operating)	I <sub>CC1</sub>	$\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ cycling, t <sub>RC</sub> = Min.	—	100	—	90	—	80	mA	1, 2
Power Supply Current (Standby)	I <sub>CC2</sub>	$\overline{\text{RAS}}$ , $\overline{\text{CAS}} = V_{IH}$	—	2	—	2	—	2	mA	1
		$\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ ≥ V <sub>CC</sub> - 0.2 V	—	0.5	—	0.5	—	0.5	μA	1, 5
			—	200	—	200	—	200	μA	
Average Power Supply Current ( $\overline{\text{RAS}}$ -only Refresh)	I <sub>CC3</sub>	$\overline{\text{RAS}}$ cycling, $\overline{\text{CAS}} = V_{IH}$ , t <sub>RC</sub> = Min.	—	100	—	90	—	80	mA	1, 2
Power Supply Current (Standby)	I <sub>CC5</sub>	$\overline{\text{RAS}} = V_{IH}$ , $\overline{\text{CAS}} = V_{IL}$ , DQ = enable	—	5	—	5	—	5	mA	1
Average Power Supply Current ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh)	I <sub>CC6</sub>	$\overline{\text{RAS}}$ cycling, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$	—	100	—	90	—	80	mA	1, 2
Average Power Supply Current (Fast Page Mode)	I <sub>CC7</sub>	$\overline{\text{RAS}} = V_{IL}$ , $\overline{\text{CAS}}$ cycling, t <sub>PC</sub> = Min.	—	75	—	70	—	65	mA	1, 3
Average Power Supply Current (Battery Backup)	I <sub>CC10</sub>	t <sub>RC</sub> = 62.5 μs, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ , t <sub>TRAS</sub> ≤ 1 μs	—	300	—	300	—	300	μA	1, 4, 5
Average Power Supply Current ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Self-Refresh)	I <sub>CC5</sub>	$\overline{\text{RAS}} \leq 0.2 \text{ V}$ , $\overline{\text{CAS}} \leq 0.2 \text{ V}$	—	300	—	300	—	300	μA	1, 5

- Notes :
1. I<sub>CC</sub> Max. is specified as I<sub>CC</sub> for output open condition.
  2. The address can be changed once or less while  $\overline{\text{RAS}} = V_{IL}$ .
  3. The address can be changed once or less while  $\overline{\text{CAS}} = V_{IH}$ .
  4. V<sub>CC</sub> - 0.2 V ≤ V<sub>IH</sub> ≤ V<sub>CC</sub> + 0.3 V, -0.3 V ≤ V<sub>IL</sub> ≤ 0.2 V.
  5. SL version.

AC Characteristics (1/2)

(V<sub>CC</sub> = 3.3 V ±0.3 V, T<sub>a</sub> = 0°C to 70°C) Note 1, 2, 3, 11, 12

Parameter	Symbol	MSM51V17800		MSM51V17800		MSM51V17800		Unit	Note
		D/DSL-50		D/DSL-60		D/DSL-70			
		Min.	Max.	Min.	Max.	Min.	Max.		
Random Read or Write Cycle Time	t <sub>RC</sub>	90	—	110	—	130	—	ns	
Read Modify Write Cycle Time	t <sub>RWC</sub>	131	—	155	—	185	—	ns	
Fast Page Mode Cycle Time	t <sub>PC</sub>	35	—	40	—	45	—	ns	
Fast Page Mode Read Modify Write Cycle Time	t <sub>PRWC</sub>	76	—	85	—	100	—	ns	
Access Time from $\overline{\text{RAS}}$	t <sub>RAC</sub>	—	50	—	60	—	70	ns	4, 5, 6
Access Time from $\overline{\text{CAS}}$	t <sub>CAC</sub>	—	13	—	15	—	20	ns	4, 5
Access Time from Column Address	t <sub>AA</sub>	—	25	—	30	—	35	ns	4, 6
Access Time from $\overline{\text{CAS}}$ Precharge	t <sub>CPA</sub>	—	30	—	35	—	40	ns	4
Access Time from $\overline{\text{OE}}$	t <sub>OEA</sub>	—	13	—	15	—	20	ns	4
Output Low Impedance Time from $\overline{\text{CAS}}$	t <sub>CLZ</sub>	0	—	0	—	0	—	ns	4
$\overline{\text{CAS}}$ to Data Output Buffer Turn-off Delay Time	t <sub>OFF</sub>	0	13	0	15	0	20	ns	7
$\overline{\text{OE}}$ to Data Output Buffer Turn-off Delay Time	t <sub>OEZ</sub>	0	13	0	15	0	20	ns	7
Transition Time	t <sub>T</sub>	3	50	3	50	3	50	ns	3
Refresh Period	t <sub>REF</sub>	—	32	—	32	—	32	ms	
Refresh Period (SL version)	t <sub>REF</sub>	—	128	—	128	—	128	ms	13
$\overline{\text{RAS}}$ Precharge Time	t <sub>RP</sub>	30	—	40	—	50	—	ns	
$\overline{\text{RAS}}$ Pulse Width	t <sub>RAS</sub>	50	10,000	60	10,000	70	10,000	ns	
$\overline{\text{RAS}}$ Pulse Width (Fast Page Mode)	t <sub>RASP</sub>	50	100,000	60	100,000	70	100,000	ns	
$\overline{\text{RAS}}$ Hold Time	t <sub>RSH</sub>	13	—	15	—	20	—	ns	
$\overline{\text{RAS}}$ Hold Time referenced to $\overline{\text{OE}}$	t <sub>ROH</sub>	13	—	15	—	20	—	ns	
$\overline{\text{CAS}}$ Precharge Time (Fast Page Mode)	t <sub>CP</sub>	7	—	10	—	10	—	ns	
$\overline{\text{CAS}}$ Pulse Width	t <sub>CAS</sub>	13	10,000	15	10,000	20	10,000	ns	
$\overline{\text{CAS}}$ Hold Time	t <sub>CSH</sub>	50	—	60	—	70	—	ns	
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	t <sub>CRP</sub>	5	—	5	—	5	—	ns	
$\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge	t <sub>RHCP</sub>	30	—	35	—	40	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t <sub>RCD</sub>	17	37	20	45	20	50	ns	5
$\overline{\text{RAS}}$ to Column Address Delay Time	t <sub>RAD</sub>	12	25	15	30	15	35	ns	6
Row Address Set-up Time	t <sub>ASR</sub>	0	—	0	—	0	—	ns	
Row Address Hold Time	t <sub>RAH</sub>	7	—	10	—	10	—	ns	
Column Address Set-up Time	t <sub>ASC</sub>	0	—	0	—	0	—	ns	
Column Address Hold Time	t <sub>CAH</sub>	7	—	10	—	15	—	ns	
Column Address to $\overline{\text{RAS}}$ Lead Time	t <sub>RAL</sub>	25	—	30	—	35	—	ns	
Read Command Set-up Time	t <sub>RCS</sub>	0	—	0	—	0	—	ns	
Read Command Hold Time	t <sub>RCH</sub>	0	—	0	—	0	—	ns	8
Read Command Hold Time referenced to $\overline{\text{RAS}}$	t <sub>RRH</sub>	0	—	0	—	0	—	ns	8

**AC Characteristics (2/2)**

( $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$ ,  $T_a = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ) Note 1, 2, 3, 11, 12


Parameter	Symbol	MSM51V17800 D/DSL-50		MSM51V17800 D/DSL-60		MSM51V17800 D/DSL-70		Unit	Note
		Min.	Max.	Min.	Max.	Min.	Max.		
		Write Command Set-up Time	$t_{WCS}$	0	—	0	—		
Write Command Hold Time	$t_{WCH}$	7	—	10	—	15	—	ns	
Write Command Pulse Width	$t_{WCP}$	7	—	10	—	10	—	ns	
$\overline{OE}$ Command Hold Time	$t_{OEHL}$	13	—	15	—	20	—	ns	
Write Command to $\overline{RAS}$ Lead Time	$t_{RWL}$	13	—	15	—	20	—	ns	
Write Command to $\overline{CAS}$ Lead Time	$t_{CWL}$	13	—	15	—	20	—	ns	
Data-in Set-up Time	$t_{DS}$	0	—	0	—	0	—	ns	10
Data-in Hold Time	$t_{DH}$	7	—	10	—	15	—	ns	10
$\overline{OE}$ to Data-in Delay Time	$t_{OED}$	13	—	15	—	20	—	ns	
$\overline{CAS}$ to $\overline{WE}$ Delay Time	$t_{CWD}$	36	—	40	—	50	—	ns	9
Column Address to $\overline{WE}$ Delay Time	$t_{AWD}$	48	—	55	—	65	—	ns	9
$\overline{RAS}$ to $\overline{WE}$ Delay Time	$t_{RWD}$	73	—	85	—	100	—	ns	9
$\overline{CAS}$ Precharge $\overline{WE}$ Delay Time	$t_{CPWD}$	53	—	60	—	70	—	ns	9
$\overline{CAS}$ Active Delay Time from $\overline{RAS}$ Precharge	$t_{RPC}$	5	—	5	—	5	—	ns	
$\overline{RAS}$ to $\overline{CAS}$ Set-up Time ( $\overline{CAS}$ before $\overline{RAS}$ )	$t_{CSR}$	10	—	10	—	10	—	ns	
$\overline{RAS}$ to $\overline{CAS}$ Hold Time ( $\overline{CAS}$ before $\overline{RAS}$ )	$t_{CHR}$	10	—	10	—	10	—	ns	
$\overline{WE}$ to $\overline{RAS}$ Precharge Time ( $\overline{CAS}$ before $\overline{RAS}$ )	$t_{WRP}$	10	—	10	—	10	—	ns	
$\overline{WE}$ Hold Time from $\overline{RAS}$ ( $\overline{CAS}$ before $\overline{RAS}$ )	$t_{WRH}$	10	—	10	—	10	—	ns	
$\overline{RAS}$ to $\overline{WE}$ Set-up Time (Test Mode)	$t_{WTS}$	10	—	10	—	10	—	ns	
$\overline{RAS}$ to $\overline{WE}$ Hold Time (Test Mode)	$t_{WTH}$	10	—	10	—	10	—	ns	
$\overline{RAS}$ Pulse Width ( $\overline{CAS}$ before $\overline{RAS}$ Self-Refresh)	$t_{RASS}$	100	—	100	—	100	—	$\mu\text{s}$	13
$\overline{RAS}$ Precharge Time ( $\overline{CAS}$ before $\overline{RAS}$ Self-Refresh)	$t_{RPS}$	90	—	110	—	130	—	ns	13
$\overline{CAS}$ Hold Time ( $\overline{CAS}$ before $\overline{RAS}$ Self-Refresh)	$t_{CHS}$	-50	—	-50	—	-50	—	ns	13

- Notes:
1. A start-up delay of 200  $\mu$ s is required after power-up, followed by a minimum of eight initialization cycles ( $\overline{\text{RAS}}$ -only refresh or  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh) before proper device operation is achieved.
  2. The AC characteristics assume  $t_T = 5$  ns.
  3.  $V_{IH}$  (Min.) and  $V_{IL}$  (Max.) are reference levels for measuring input timing signals. Transition times ( $t_T$ ) are measured between  $V_{IH}$  and  $V_{IL}$ .
  4. This parameter is measured with a load circuit equivalent to 1 TTL load and 100 pF. The output timing reference levels are  $V_{OH} = 2.0$  V and  $V_{OL} = 0.8$  V.
  5. Operation within the  $t_{RCD}$  (Max.) limit ensures that  $t_{RAC}$  (Max.) can be met.  $t_{RCD}$  (Max.) is specified as a reference point only. If  $t_{RCD}$  is greater than the specified  $t_{RCD}$  (Max.) limit, then the access time is controlled by  $t_{CAC}$ .
  6. Operation within the  $t_{RAD}$  (Max.) limit ensures that  $t_{RAC}$  (Max.) can be met.  $t_{RAD}$  (Max.) is specified as a reference point only. If  $t_{RAD}$  is greater than the specified  $t_{RAD}$  (Max.) limit, then the access time is controlled by  $t_{AA}$ .
  7.  $t_{OFF}$  (Max.) and  $t_{OEZ}$  (Max.) define the time at which the output achieves the open circuit condition and are not referenced to output voltage levels.
  8.  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
  9.  $t_{WCS}$ ,  $t_{CWD}$ ,  $t_{RWD}$ ,  $t_{AWD}$  and  $t_{CPWD}$  are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{WCS} \geq t_{WCS}$  (Min.), then the cycle is an early write cycle and the data out will remain open circuit (high impedance) throughout the entire cycle. If  $t_{CWD} \geq t_{CWD}$  (Min.),  $t_{RWD} \geq t_{RWD}$  (Min.),  $t_{AWD} \geq t_{AWD}$  (Min.) and  $t_{CPWD} \geq t_{CPWD}$  (Min.), then the cycle is a read modify write cycle and data out will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, then the condition of the data out (at access time) is indeterminate.
  10. These parameters are referenced to the  $\overline{\text{CAS}}$  leading edge in an early write cycle, and to the  $\overline{\text{WE}}$  leading edge in an  $\overline{\text{OE}}$  control write cycle, or a read modify write cycle.
  11. The test mode is initiated by performing a  $\overline{\text{WE}}$  and  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycle. This mode is latched and remains in effect until the exit cycle is generated. The test mode specified in this data sheet is a 2-bit parallel test function. CA9 is not used. In a read cycle, if all internal bits are equal, the DQ pin will indicate a high level. If any internal bits are not equal, the DQ pin will indicate a low level. The test mode is cleared and the memory device returned to its normal operating state by performing a  $\overline{\text{RAS}}$ -only refresh cycle or a  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycle.
  12. In a test mode read cycle, the value of access time parameters is delayed for 5 ns for the specified value. These parameters should be specified in test mode cycle by adding the above value to the specified value in this data sheet.
  13. Only SL version.




**TIMING WAVEFORM**

**Read Cycle**




**Write Cycle (Early Write)**








**Fast Page Mode Read Modify Write Cycle**




**RAS-Only Refresh Cycle**




**Note:**  $\overline{WE}$ ,  $\overline{OE}$  = "H" or "L"


"H" or "L"

CAS before RAS Refresh Cycle




Note:  $\overline{OE}$ , Address = "H" or "L"  "H" or "L"


Hidden Refresh Read Cycle




**Hidden Refresh Write Cycle**



**$\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  Self-Refresh Cycle**




**Test Mode Initiate Cycle**



**PACKAGE DIMENSIONS**

(Unit : mm)




**Notes for Mounting the Surface Mount Type Package**

The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).



(Unit : mm)



Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).