

CMOS LSI



Single-Chip Electronic Volume Control System

Package Dimensions

[LC75395E]

17.2

14.0 0.8

0.35

. 0

unit: mm

3159-QFP64E



6)

2.7

0.1

SANYO: QIP64E

Overview

The LC75395E is an electronic volume control that provides volume, balance, five-band equalization and input switching functions. These functions are controlled from serial input data.

Functions

• Volume control: The volume control provides 25 attenuation positions: from 0 dB to -17.5 dB in 1.25 dB steps, from -17.5 dB to -25 dB in 2.5 dB steps, from -25 dB to -36.25 dB in 3.75 dB steps and with settings for -41.25 dB, -50 dB, -60 dB and $-\infty$.

A balance function can be implemented by controlling the left and right channels independently.

- Equalizer: The equalizer function supports ±10 dB control in 2 dB steps in each of the five bands. Of the five bands, four provide peaking characteristics, and one provides shelving characteristics.
- Selector: The selector function selects one of four inputs for each of the left and right channels. An arbitrary amplification level can be set for each input signal using external components.
- Serial data input: All controls can be set from serial input data (CCB format)

Features

- On-chip buffer amplifiers to minimize the number of external components
- Silicon-gate CMOS process for minimal switching noise
- On-chip circuit to generate the $V_{DD}/2$ reference voltage
 - CCB is a trademark of SANYO ELECTRIC CO., LTD.
 - CCB is SANYO's original bus format and all the bus addresses are controlled by SANYO.

Specifications

Absolute Maximum Ratings at $Ta = 25^{\circ}C$, $V_{SS} = 0 V$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V _{DD} max	V _{DD}	12	V
Maximum input voltage	V _{IN} max	CL, DI, CE, L1 to L4, R1 to R4, LTIN, RTIN, LVRIN, RVRIN	V_{SS} – 0.3 to V_{DD} + 0.3	V
Allowable power dissipation	Pd max	Ta ≤ 85°C	310	mW
Operating temperature	Topr		-30 to +85	°C
Storage temperature	Tstg		-40 to +125	°C

SANYO Electric Co., Ltd. Semiconductor Bussiness Headquarters TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110 JAPAN

Parameter	Symbol	Conditions	min	typ	max	Unit
Supply voltage	V _{DD}	V _{DD}	6.0		11.0	V
Input high level voltage	VIH	CL, DI, CE	4.0		V _{DD}	V
Input low level voltage	V _{IL}	CL, DI, CE	V _{SS}		1.0	V
Input voltage amplitude	V _{IN}	CL, DI, CE, L1 to L4, R1 to R4, LTIN, RTIN, LVRIN, RVRIN	V _{SS}		V _{DD}	Vp-p
Input pulse width	t _{øW}	CL	1.0			μs
Setup time	^t SETUP	CL, DI, CE	1.0			μs
Hold time	tHOLD	CL, DI, CE	1.0			μs
Operating frequency	fopg	CL			500	kHz


Allowable Operating Ranges at $Ta=25^{\circ}C,\,V_{SS}=0$ V

Electrical Characteristics at Ta = 25°C, V_{DD} = 10 V, V_{SS} = 0 V

Parameter	Symbol	Conditions	min	typ	max	Unit
[Input Block]		•				
Input resistance	Rin	L1 to L4, R1 to R4		1		MΩ
Clipping level	Vcl	LSELO, RSELO: THD = 1.0%		2.65		Vrms
Output load resistance	RL	LSELO, RSELO	3			kΩ
[Volume Control Block]		•	•			
Input resistance	Rin	LVRIN, RVRIN	21	35	49	kΩ
[Equalizer Control Block]		•	•			
Control range	Geq	Max, boost/cut	±8	±10	±12	dB
Step resolution	Estep		1	2	3	dB
Internal feedback resistance	Rfeed		17	28	39	kΩ
[Overall Characteristics]		•	•			
Total harmonia distortion	THD (1)	$V_{IN} = 1$ Vrms, f = 1 kHz, with all controls flat overall		0.0033		%
Total harmonic distortion	THD (2)	$V_{IN} = 1$ Vrms, f = 20 kHz, with all controls flat overall		0.012		%
Crosstalk	СТ	V_{IN} = 1 Vrms, f = 1 kHz, with all controls flat overall Rg = 1 k Ω		86		dB
Output at maximum attenuation	V _O min	V_{IN} = 1 Vrms, f = 1 kHz, with the main volume control at $-\infty$		-84		dB
	V _N (1)	With all controls flat overall (IHF-A), Rg = 1 k Ω		3.9		μV
Output noise voltage	V _N (2)	With all controls flat overall (DIN-AUDIO), Rg = 1 k\Omega		5.4		μV
Current drain	I _{DD}	$V_{DD} - V_{SS} = 11 \text{ V}$		25	33	mA
Input high level current	IIH	CL, DI, CE: V _{IN} = 11 V			10	μA
Input low level current	IIL	CL, DI, CE: V _{IN} = 0 V	-10			μA

Input Amplifier Characteristics at Ta = 25°C, $V_{DD}-V_{SS}$ = 10 V

Parameter	Symbol	Conditions	min	typ	max	Unit
Input offset voltage	V _{IO}		-10		+10	mV
Input offset current	I _{IO}	$V_{SS} \le V_{IN} \le V_{DD}$		±10		nA
Open-loop voltage gain	AO			80		dB
0 dB bandwidth	f _T			2.5		MHz
Allowable load resistance	RL		3			kΩ




Equivalent Circuit Block Diagram and Sample Application Circuit

Note: If at all possible, use bipolar capacitors for all capacitors that do not have a polarity specified.

Test Circuits

1. Total Harmonic Distortion




A03545

Unit (capacitance: F)

Test Circuits

2. Output Noise Voltage




A03546

Unit (resistance: Ω , capacitance: F)


Test Circuits

3. Crosstalk



A03547

Unit (resistance: Ω , capacitance: F)



A03548

Top view

Pin Assignment

No. 5056-7/17

Pin Functions


Pin No.	Symbol	Function	Note
12	LF1C1		
11	LF1C2	The left channel F1 band control block.	
10	LF1C3	These are external capacitor connections.	
37	RF1C1		ڡڡ؇
38	RF1C2	The right channel F1 band control block.	
39	RF1C3	These are external capacitor connections.	
			₩
9	LF2C1	The left channel F2 band control block.	≩ °VDD
8	LF2C2	These are external capacitor connections.	
	LF2C3		· *
40	RF2C1	The right channel F2 band control block.	٩٧ مم۲
41	RF2C2	These are external capacitor connections.	k
42	RF2C3		
6	LF3C1	The left channel F3 band control block.	
5	LF3C2	These are external capacitor connections.	│
4	LF3C3		AVSS FnC3
43	RF3C1		*
44	RF3C2	The right channel F3 band control block. These are external capacitor connections.	ייי פעס
45	RF3C3		
3	LF4C1		
2	LF4C2	The left channel F4 band control block.	
1	LF4C3	These are external capacitor connections.	A03549
46	RF4C1		
47	RF4C2	The right channel F4 band control block.	
48	RF4C3	These are external capacitor connections.	
			ססעף
13	LTIN	Tone control inputs	WT
36	RTIN	These must be driven by low-impedance circuits.	│ ▲ └┘
			*** A03550
			γINVIN1 ^{VDD}
14	LSELO	Input selector outputs	
35	RSELO		
			Vrefo A03551
			۵۵∧¢
64	LF5	F5 band control block.	*
49	RF5	These are external capacitor connections.	
			† ‴ A03552
21	L1		
19	L2		
17	L3		
16 28	L4 R1	Signal inputs	
28 30	R1 R2		AVSS AVSS AUXIL AVSS
30	R3		INVIN1 AUSSIS
33	R4		
57	V _{DD}	Power supply	
22, 26	V _{SS}	Internal logic system ground	
27	AV _{SS}	Internal operational amplifier ground	
L	-	I	1

Continued on next page.


Continued from preceding page.

Pin No.	Symbol	Function	Note
56	Vref	$V_{\mbox{DD}}/2$ voltage generation block. A capacitor must be inserted between Vref and $V_{\mbox{SS}}$ to suppress power supply ripple.	LVrefo GRVref GAVSS # A04449
63 50	LVref RVref	Common pins for the volume control, tone control and input switching blocks. Since capacitors inserted between LVref (or RVref) and V_{SS} become the residual resistance when the volume control is set at maximum attenuation, the values of these capacitors must be chosen carefully. A voltage higher than V_{DD} must never be applied.	A03555
15 34	LINVIN1 RINVIN1	Inverting inputs for the operational amplifiers that set the input gain.	
62 51	LINVIN2 RINVIN2	Inverting inputs for the graphic equalizer operational amplifiers. Unnecessary frequency bands can be excluded and oscillation prevented by inserting arbitrary capacitors between the INVIN2 and TOUT pins.	A03557
61 52	LTOUT RTOUT	Tone control outputs	
60 53	LVRIN RVRIN	Volume control inputs These must be driven by low-impedance circuits.	
58 55	LVROUT RVROUT	Volume control outputs	
25	CE	Chip enable Data is read into the internal latches and the analog switches operate when this pin goes from high to low. Data transfer is enabled when this pin is high.	
24 23	DI CL	Serial data and clock connections for chip control	··· AU3001
18 20 29 31 54	NC NC NC NC	Unused pins	


Input Block Internal Equivalent Circuit Diagram



Volume Control Block Internal Equivalent Circuit Diagram



A03563



Equalizer Control Block Internal Equivalent Circuit (bands F1 to F4)


External Capacitor Calculations

The LC75395E supports four bands with peaking characteristics and one band with shelving characteristics.

1. Peaking Characteristics (bands F1 to F4)

The external capacitor functions as the structural element of a simulated inductor. The equivalent circuit and the calculations required to achieve the desired center frequency are shown below.

• Equivalent circuit for the simulated inductor



A03565

- Sample Calculation Specifications 1) Center frequency $F_O = 107 \text{ Hz}$ 2) Q at maximum boost: $Q_{+10 \text{ dB}} = 0.8$
 - ① Derive the sharpness (Q_O) of the simulated inductor itself. Q_O = (R1 + R4)/R1 × Q_{+10 dB} ≠ 4.270
 ② Derive C1.
 - © Derive C1. C1 = $1/2\pi F_O R 1 Q_O \neq 0.536$ (μF) ③ Derive C2. C2 = $Q_O/2\pi F_O R 2 \neq 0.021$ (μF)
- Sample values for C1 and C2


Center frequency F _O (Hz)	C1 (F)	C2 (F)
107	0.536 µ	0.021 µ
340	0.169 µ	6663 p
1070	0.054 µ	2117 р
3400	0.017 µ	666 p


2. Shelving Characteristics (band F5)

To achieve $\pm 10 \text{ dB}$ (in 2 dB steps) at the target frequency, use an external capacitor C3 which has an impedance of 650 Ω .

Control System Timing and Data Format


The LC75395E is controlled by inputting stipulated data to the CE, CL, and DI pins. The data consists of a total of 40 bits, of which 8 bits are address and 32 bits are data.






A03730

A03731





Usage Notes

- 1. The states of the internal analog switches are undefined when power is first applied. Muting should be applied externally until control data has been transferred and stored.
- 2. The signal lines for the CL, DI and CE pins should either be covered by the pattern ground or be formed from shielded cable to prevent the high-frequency digital signals transmitted over these lines from entering the analog system.

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of November, 1997. Specifications and information herein are subject to change without notice.