GGB



LC72134M

Dual PLL Frequency Synthesizer for FM Tuner Systems



The LC72134M is a dual PLL frequency synthesizer product that integrates on a single chip both an AM/FM audio broadcast reception PLL circuit (main PLL) and a dedicated FM multiplex reception PLL circuit (sub PLL). Since the main PLL circuit is equivalent to the LC72135M, software developed for that product can be used with this chip. The sub-PLL circuit can be controlled independently.

Functions

- High-speed programmable divider
 - FMINa (main): 10 to 160 MHz ... Pulse swallower technique (With built-in divide-by-2 prescaler)
 - FMINb (sub): 10 to 160 MHz ... Pulse swallower technique (With built-in divide-by-2 prescaler)
 - AMIN (main): 0.5 to 40 MHz ... Pulse swallower and direct division techniques
- IF counter
 - Two input pins provided: IFIN1 and IFIN2
 - IFIN1: 0.4 to 25 MHz ... For AM and FM IF counting
 - IFIN2: 0.4 to 25 MHz ... For AM and FM IF counting
- Reference frequency
 - One of 12 reference frequencies can be selected (using a 4.5 or 7.2 MHz crystal element)
 - 1, 3, 5, 9, 10, 3.125, 6.25, 12.5*, 15*, 25*, 50*, or 100 kHz
 - *: Sub PLL reference frequencies
- Phase comparator
 - Supports dead zone control.
 - Built-in unlocked state detection circuit
 - Built-in deadlock clear circuit
- An MOS transistor for an active low-pass filter is built in.

This product supports the Sanyo-original CCB bus format.


- CCB is a trademark of SANYO ELECTRIC CO., LTD.
- CCB is SANYO's original bus format and all the bus addresses are controlled by SANYO.

- I/O ports
 - Output-only ports: 4 pins
 - I/O ports: 1 pin
 - Input-only ports: 1 pin (function shared with the IFIN2 pin)
 - Supports the output of an 8-Hz clock time base signal.
- CCB interface used for data I/O.
 - The main PLL is compatible with the LC72135M.
 - The sub PLL can be controlled at an independent address.
- Operating ranges
 - Supply voltage: 4.5 to 5.5 V
 - Operating temperature: -40 to 85°C
- Package: MFP24S

Package Dimensions


unit: mm

3112-MFP24S




SANYO Electric Co.,Ltd. Semiconductor Bussiness Headquarters TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

Pin Assignments



Block Diagram



Specifications Absolute Maximum Ratings at $Ta=25^{\circ}\mathrm{C},\,V_{SS}$ = 0 V

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V _{DD} max	V _{DD}	-0.3 to +7.0	V
	V _{IN} 1 max	CE, DI, CL, AINa, AINb	-0.3 to +7.0	V
Maximum input voltage	V _{IN} 2 max	XIN, FMINa, FMINb, AMIN, IFIN1, IFIN2/I1	-0.3 to V _{DD} +0.3	V
	V _{IN} 3 max	ĪOZ	-0.3 to +15	V
	V _O 1 max	DO	-0.3 to +7.0	V
Maximum output voltage	V _O 2 max	XOUT, PDa, PDb	-0.3 to V _{DD} +0.3	V
	V _O 3 max	BO1 to BO4, IO2, AOUTa, AOUTb	-0.3 to +15	V
	I _O 1 max	BO1	0 to +3.0	mA
Maximum output current	I _O 2 max	DO, AOUTa, AOUTb	0 to +6.0	mA
	I _O 3 max	BO2 to BO4, IO2	0 to +10.0	mA
Allowable power dissipation	Pd max	Ta ≤ 85°C	200	mW
Operating temperature	Topr		-40 to +85	°C
Storage temperature	Tstg		-55 to +125	°C

Allowable Operating Ranges at Ta=-40 to $85^{\circ}C,\,V_{SS}$ = 0 V

Deveryor	O wash at	Quanditiana		Ratings		Unit
Parameter	Symbol	Conditions	min	typ	max	
Supply voltage	V _{DD}	V _{DD}	4.5		5.5	V
	V _{IH} 1	CE, DI, CL	0.7 V _{DD}		6.5	V
Input high-level voltage	V _{IH} 2	IFIN2/I1	0.7 V _{DD}		V _{DD}	V
	V _{IH} 3	ĪO2	0.7 V _{DD}		13	V
Input low-level voltage	VIL	CE, DI, CL, IO2, IFIN2/I1	0		0.3 V _{DD}	V
Output veltage	V _O 1	DO	0		6.5	V
Output voltage	V _O 2	$\overline{BO1}$ to $\overline{BO4}$, $\overline{IO2}$, AOUTa, AOUTb	0		13	V
	f _{IN} 1	XIN: V _{IN} 1	1		8	MHz
	f _{IN} 2	FMINa, FMINb: V _{IN} 2	10		160	MHz
Input frequency	f _{IN} 3	AMIN: V _{IN} 3, SNS = 1	2		40	MHz
	f _{IN} 4	AMIN: $V_{IN}4$, SNS = 0	0.5		10	MHz
	f _{IN} 5	IFIN1, IFIN2/I1: V _{IN} 5	0.4		25	MHz
	V _{IN} 1	XIN: f _{IN} 1	400		1500	mVrms
	V _{IN} 2-1	FMINa, FMINb: f = 10 to 130 MHz	40		1500	mVrms
	V _{IN} 2-2	FMINa, FMINb: f = 130 to 160 MHz	70		1500	mVrms
Input amplitude	V _{IN} 3	AMIN: f _{IN} 3, SNS = 1	40		1500	mVrms
	V _{IN} 4	AMIN: $f_{IN}4$, SNS = 0	40		1500	mVrms
	V _{IN} 5	IFIN1, IFIN2/I1: f = 0.4 to 25 MHz, IFS = 1	70		1500	mVrms
	V _{IN} 6	IFIN1, IFIN2/I1: f = 0.4 to 12 MHz, IFS = 0	100		1500	mVrms
Guaranteed crystal oscillator frequency	Xtal	XIN, XOUT: *1	4.0		8.0	MHz

Note: Recommended value for CI for the crystal oscillator element: CI ≤ 120 Ω (4.5 MHz) or CI ≤ 70 Ω (7.2 MHz) However, since the oscillator circuit characteristics depend on the printed circuit board, circuit constants, and other factors, consult with the manufacturer of the crystal element.

Electrical Characteristics in the Allowable Operating Ranges

Parameter	Symbol	Conditions		Ratings		Unit
Falameter	Symbol	Conditions	min	typ	max	Unit
	Rf1	XIN		1.0		MΩ
Internal feedback resistance	Rf2	FMINa, FMINb		500		kΩ
	Rf3	AMIN		500		kΩ
	Rf4	IFIN1, IFIN2/I1		250		kΩ
Internal pull-down resistance	Rpd1	FMINa, FMINb		200		kΩ
	Rpd2	AMIN		200		kΩ
Hysteresis	V _{HIS}	CE, DI, CL, 102, IFIN2/II		0.1 V _{DD}		V
Output high-level voltage	V _{OH} 1	PDa, PDb: I _O = -1 mA	V _{DD} – 1.0			V

Deverseter	Oursels al	Qualitizat		Ratings		1.114
Parameter	Symbol	Conditions –	min	typ	max	Unit
	V _{OL} 1	PDa, PDb: I _O = 1 mA			1.0	V
		$\overline{\text{BO1}}$: I _O = 0.5 mA			0.5	V
	V _{OL} 2	$\overline{\text{BO1}}$: I _O = 1 mA			1.0	V
		DO: I _O = 1 mA			0.2	V
Output low-level voltage	V _{OL} 3	DO: I _O = 5 mA			1.0	V
		$\overline{BO2}$ to $\overline{BO4}$, $\overline{IO2}$: I _O = 1 mA			0.2	V
	V _{OL} 4	$\overline{\text{BO2}}$ to $\overline{\text{BO4}}$, $\overline{\text{IO2}}$: I _O = 5 mA			1.0	V
		$\overline{\text{BO2}}$ to $\overline{\text{BO4}}$, $\overline{\text{IO2}}$: I _O = 8 mA			1.6	V
	V _{OL} 5	AOUTa, AOUTb: I _O = 1 mA, AIN = 1.3 V			0.5	V
	I _{IH} 1	CE, DI, CL: V _I = 6.5 V			5.0	μA
	I _{IH} 2	IFIN2/I1: V _I = V _{DD} , L/I1 = 0			5.0	μA
	I _{IH} 3	<u>IO2</u> : V _I = 13 V			5.0	μA
Input high-level current	I _{IH} 4	$XIN: V_I = V_{DD}$	2.0		11	μA
	I _{IH} 5	FMINa, FMINb, AMIN: V _I = V _{DD}	4.0		22	μA
	I _{IH} 6	IFIN1, IFIN2/I1: $V_I = V_{DD}$	8.0		44	μA
	I _{IH} 7	AINa, AINb: V _I = 6.5 V			200	nA
	I _{IL} 1	CE, DI, CL: $V_I = 0 V$			5.0	μA
	I _{IL} 2	IFIN2/I1: V _I = 0 V, L/I1 = 0			5.0	μA
	I _{IL} 3	$\overline{102}$: V _I = 0 V			5.0	μA
Input low-level current	I _{IL} 4	$XIN: V_I = 0 V$	2.0		11	μA
	I _{IL} 5	FMINa, FMINb, AMIN: $V_I = 0 V$	4.0		22	μA
	I _{IL} 6	IFIN1, IFIN2/I1: V _I = 0 V	8.0		44	μA
	I _{IL} 7	AINa, AINb: V _I = 0 V			200	nA
Output off leakage current	I _{OFF} 1	$\overline{\text{BO1}}$ to $\overline{\text{BO4}}$, AOUTa, AOUTb, $\overline{\text{IO2}}$: V _O = 13 V			5.0	μA
Ouput on leakage current	I _{OFF} 2	DO: V _O = 6.5 V			5.0	μA
High-level 3-state off leakage current	I _{OFFH}	PDa, PDb: V _O = V _{DD}		0.01	200	nA
Low-level 3-state off leakage current	I _{OFFL}	PDa, PDb: V _O = 0 V		0.01	200	nA
Input capacitance	C _{IN}	FMINa, FMINb		6		pF
	I _{DD} 1	V_{DD} : Crystal = 7.2 MHz, f _{IN} 2 = 130 MHz (FMINa operating), $V_{IN}2$ = 40 mV rms		5	10	mA
Current drain	I _{DD} 2	$\label{eq:V_DD} \begin{array}{l} V_{DD}: Crystal = 7.2 \mbox{ MHz}, f_{IN}2 = 130 \mbox{ MHz} \\ (FMINa \mbox{ and FMINb operating}), \\ V_{IN}2 = 40 \mbox{ mV rms} \end{array}$		8	16	mA
Gurrent Urdin	I _{DD} 3	V _{DD} : PLL block stopped (PLL INHIBIT mode) Crystal oscillator operating (crystal frequency: 7.2 MHz)		0.5		mA
	I _{DD} 4	V _{DD} : PLL block stopped, crystal oscillator stopped			10	μΑ

Pin Descriptions

Pin	Pin No.	Туре	Function	Equivalent circuit
XIN XOUT	1 24	Xtal	Crystal oscillator element connections (4.5 or 7.2 MHz)	A09926
FMINa	18	Main PLL local oscillator signal input	 FMINa is selected when DVS in the serial data is set to 1. Input frequency: 10 to 160 MHz The signal is passed through an internal divide-by-two prescaler and then input to the swallow counter. The divisor can be set to a value in the range 272 to 65535. Since the internal divide-by-two prescaler is used, the actual divisor will be twice the set value. 	

Pin	Pin No.	Туре	Function	Equivalent circuit
AMIN	17	Main PLL local oscillator signal input	 AMIN is selected when DVS in the serial data is set to 0. When SNS in the serial data is set to 1: Input frequency: 2 to 40 MHz The signal is input to the swallow counter directly. The divisor can be set to a value in the range 272 to 65535. The set value becomes the actual divisor. When SNS in the serial data is set to 0: Input frequency: 0.5 to 10 MHz The signal is input to a 12-bit programmable divider directly. The divisor can be set to a value in the range 5 to 4095. The set value becomes the actual divisor. 	
CE	2	Chip enable	 This pin must be set high to enable serial data input (DI) or serial data output (DO). 	\$>>> A09929
DI	3	Input data	Input for serial data transferred from the controller	\$~~ A09930
CL	4	Clock	 Clock used for data synchronization for serial data input (DI) and serial data output (DO). 	A09931
DO	5	Output data	 Output for serial data transmitted to the controller. The content of the data transmitted is determined by DOC0 through DOC2. 	
V _{DD}	19	Power supply	 LC72134M power supply (V_{DD} = 4.5 to 5.5 V) The power on reset circuit operates when power is first applied. 	
V _{SS}	23	Ground	LC72134M ground	
BO1 BO2 BO3 BO4	6 7 8 14	Output ports	 Output-only ports The output state is determined by BO1 through BO4 in the serial data. When the data value is 0: The output state will be the open circuit state. When the data value is 1: The output state will be a low level. A time base signal (8 Hz) is output from BO1 when TBC in the serial data is set to 1. 	
102	16	I/O port	 Shared function I/O port The pin function is determined by IOC2 in the serial data. When the data value = 0: Input port When the data value = 1: Output port When specified to function as an input port: The input pin state is reported to the controller through the DO pin. When the input state is low: The data will be 0: When the input state is high: The data will be 1: When specified to function as an output port: The output state is determined by IO2 in the serial data. When the data value is 0: The output state will be the open circuit state. When the data value is 1: The output state will be a low level. This pin is set to input mode after a power on reset. 	
PDa	20	Main PLL charge pump output	 PLL charge pump output A high level is output when the frequency of the local oscillator signal divided by N is higher than the reference frequency, and a low level is output when that frequency is lower. This pin goes to the high-impedance state when the frequencies match. 	
AINa AOUTa	21 22	Main PLL low- pass filter amplifier transistor	 Connections for the n-channel MOS transistor to be used for the PLL active low- pass filter. 	

Pin	Pin No.	Туре	Function	Equivalent circuit
IFIN1	15	IF counter 1	 IFIN1 is selected when LCTS in the serial data is set to 0. The input frequency range is 0.4 to 25 MHz when IFS is 1, and 0.4 to 12 MHz when IFS is 0. The signal is passed directly to the IF counter. The result is output, MSB first, through the DO pin. Four measurement periods are supported: 4, 8, 32, and 64 ms. 	A09937
IFIN2/I1	13	IF counter 2 input port	 IFIN2 is selected when both LCTS and L/I1 in the serial data are set to 1. The input frequency range is 0.4 to 25 MHz when IFS is 1 and 0.4 to 12 MHz when IFS is 0. The signal is passed directly to the IF counter. The result (the IF counter value) is output, MSB first, through the DO pin. Four measurement periods are supported: 4, 8, 32, and 64 ms. If the L/I1 bit in the serial data is set to 0, the IFIN2/I1 port will function as an input port and the state of the input pin will be reported to the microcontroller from the DO pin. (Note that the LCTS value is ignored in this case.) When the input state is low: the data will be 0: When the input state is high: the data will be 1: 	A09938
FMINb	12	Sub PLL local oscillator signal input	 FMINb is selected when SDVS in the serial data is set to 1. The input frequency range is 10 to 160 MHz. The signal is passed through an internal divide-by-two prescaler and then input to the swallow counter. The divisor can be set to a value in the range 272 to 8191. Since the internal divide-by-two prescaler is used, the actual divisor will be twice the set value. FMINb goes to the stopped state (pulled down) when SDVS in the serial data is set to 0. 	A09939
PDb	11	Sub PLL charge pump output	 Sub PLL charge pump output A high level is output from the PD pin when the frequency of the local oscillator signal divided by N is higher than the reference frequency, and a low level is output when that frequency is lower. This pin goes to the high-impedance state when the frequencies match. 	
AINb AOUTb	10 9	Sub PLL low- pass filter amplifier transistor	 Connections for the n-channel MOS transistor used for the sub PLL active low- pass filter. 	777 A09941


Procedures for Input and Output of Serial Data

This product uses the CCB (Computer Control Bus), which is Sanyo's audio product serial bus format, for data input and output. This product adopts an 8-bit address CCB format.


	I/O mode				Add	ress				Function
	I/O mode	B0	B1	B2	B3	A0	A1	A2	A3	Function
1	IN1 (82)	0	0	0	1	0	1	0	0	 Control data input (serial data input) mode 24 bits of data are input. See the "DI Control Data (serial data input)" section for details on the content of the input data.
2	IN2 (92)	1	0	0	1	0	1	0	0	 Control data input (serial data input) mode 24 bits of data are input. See the "DI Control Data (serial data input)" section for details on the content of the input data.
3	IN3 (B2)	1	1	0	1	0	1	0	0	 Control data input (serial data input) mode 24 bits of data are input. See the "DI Control Data (serial data input)" section for details on the content of the input data.
4	OUT (A2)	0	1	0	1	0	1	0	0	 Data output (serial data output) mode The number of bits output is equal to the number of clock cycles. See the "DO Control Data (serial data output)" section for details on the content of the output data.
C C D		<u></u>		CL:	B2 Norma	B3		o X	▲1	I/O mode determined I/O mode dete

Structure of the DI Control Data (serial data input)


• IN1 (Main PLL/Latch-a)



• IN2 (Main PLL/Latch-a)



• IN3 (Sub PLL/Latch-b)



DI Control Data

No.	Control block/data							Fur	iction	Function										
		-		s a bii				PLL programmabl 5 is the MSB. The	position of the LSB char	nges depending on DVS and										
								1	(* : don't care)											
			D	VS	S	NS	LSB	Set divisor (N)	Actual divisor											
				1		*	P0	272 to 65535	Twice the set value											
				0		1	P0	272 to 65535	The set value											
	Main PLL			0		0	P4	4 to 4095	The set value											
	programmable divider data	*	LSB:	When	P4 is	the L	SB, P0 to	P3 are ignored.												
1	P0 to P15	These pins select the signal input to the main PLL programmable divider (FMINa or AMIN) and switch the																		
	DVS, SNS			freque																
	-,	(* : don't care)																		
			DVS SNS Input pin Frequency range accepted by the input pin																	
			1 * FMINa 10 to 160 MHz																	
				0		1	AMIN		to 40 MHz											
				0		0	AMIN		5 to 10 MHz											
		* See the "Structure of the Programmable Divider" section for details.																		
		• {	Selec	ts the	refer	ence	frequency f	or the main PLL												
			R3	R2	R1	R0	Re	ference frequency												
			0	0 0 0 0 100 kHz																
	Main PLL reference divider data		0	0	0	1		50												
	R0 to R3		0	0	1	0		25												
			0	0	1	1		25												
			0	1	0	0		12.5												
			0	1	0	1		6.25												
			0	1	1	0		3.125												
			0	1	1	1		3.125												
			1	0	0	0		10												
			1	0	0	1		9												
2			1	0	1	0		5												
			1	0	1	1		3												
			1	1	0	0		3 15												
			1	1	1	0		IBIT + X'tal OSC S												
			1	1	1	1		PLL INHIBIT												
			L .	· ·																
		 * PLL INHIBIT mode In this mode, the main PLL programmable divider is stopped, the FMINa and AMIN pins are pulled down to ground, and the main PLL charge pump output goes to the high-impedance state. * Crystal oscillator stop mode The crystal oscillator circuit is stopped.																		
	XS	• (Cryst XS = XS =	al osc 0: 4.5 1: 7.2	illator MHz MHz	elem	ent selectic	elect this mode whon data er a power on rese	nile the sub PLL is opera	tting.										


No.	Control block/data	Function	Related data
3	IF counter control data CTE GT0, GT1 IF counter selection data LCTS L/I1	• IF counter measurement start command data CTE = 1: Starts the counter CTE = 0: Resets the counter • Determines the IF counter measurement time. $ \frac{GT1 GT0 Measurement time Wait time}{0 0 4 \text{ ms} 3 \text{ to 4 ms}} \\ 0 1 8 3 \text{ to 4 ms}} \\ 1 0 32 7 \text{ to 8} \\ 1 1 64 7 \text{ to 8} $ * See the "Structure of the IF Counter" section for details. • Specifies the IF counter input pin (IFIN1 or IFIN2/I1). LCTS = 0: IFIN1 LCTS = 1: IFIN2/I1 L/1 = 0: I1 (Input port) L/1 = 1: IFIN2 (IF counter 2) $ \frac{LCTS L/11 IFIN2/I1 \text{ pin } IFIN1 (IF counter 1)}{0 1 0 I1 (Input port)} IFIN1 (IF counter 1)} \\ 0 OFF (Pulled down) OFF (Pulled down) $	IFS
4	I/O port setup data IOC2	 Specifies input or output for the shared function I/O pin (IO2). Data = 0: Input port Data = 1: Output port 	
5	Output port data BO1 to BO4 IO2	 Determines the output state of the BO1 through BO4 and IO2 output ports. Data = 0: Open Data = 1: Low level The data is reset to 0, setting the pins to the open state, after a power on reset. 	IOC2

	Control block/data					Function		Related data		
		•	Determines	the DO pi	n output.					
			DOC2	DOC1	DOC0	DO pin state				
			0	0	0	Open	_			
			0	0	1	Low when the PLL is unlocked				
			0	1	0	end-UC (See *1 below.)				
			0	1	1	Open				
			1	0	0	Open				
			1	0	1	IFIN2/I1 pin state (*2)				
			1	1	0	The IO2 pin state (*3)				
			1	1	1	Open				
		.								
	DO nin control data	1	•		r measuremer	ower on reset. nt end check		UL0, UL1 ULa, ULb		
	DO pin control data									
6	DOC0							CTE		
	DOC1		D	- piii		¥	/	1.44		
	DOC2			(Count sta 	art ② Count end	③CE:HI	L/I1		
						Ū.	A09946	IOC2		
			. ,			an IF count is started (by switching	CTE from 0 to 1), the DO pin			
					s to the open s		and to the low level allowing			
			. ,			nent period completes, the DO pin good the print of the count period.	joes to the low level, allowing			
						tate by performing a serial data inp	ut or output operation (when the			
				is set high	/					
					•	et to the input port state $(L/I1 = 0)$.				
						state if L/I1 is set to 1.) In IO pin is set to the output state.				
						(the period that or is high in high , h	N2, or IN3 mode), the DO pin goes			
			to th	•	te regardless o	of the DO pin control data (DOC0 to	DOC2). During the data output			
			to th perio	d (the peri	te regardless of that CE is h	of the DO pin control data (DOC0 to high in OUT mode) the DO pin state	DOC2). During the data output e reflects the internal DO serial			
			to th perio	d (the peri	te regardless of that CE is h	of the DO pin control data (DOC0 to	DOC2). During the data output ereflects the internal DO serial			
			to th perio data Selects the	od (the peri in synchro width of th	te regardless of od that CE is h nization with th e phase error	of the DO pin control data (DOC0 to high in OUT mode) the DO pin stat the CL clock, regardless of the DO (øE) detected for PLL lock state dis	DOC2). During the data output e reflects the internal DO serial bin control data (DOC0 to DOC2).			
			to th perio data Selects the	od (the peri in synchro width of th	te regardless of od that CE is h nization with th e phase error	of the DO pin control data (DOC0 to high in OUT mode) the DO pin stat the CL clock, regardless of the DO	DOC2). During the data output e reflects the internal DO serial bin control data (DOC0 to DOC2).			
			to th perio data Selects the	od (the peri in synchro width of th	te regardless of od that CE is h nization with th e phase error	of the DO pin control data (DOC0 to high in OUT mode) the DO pin stat the CL clock, regardless of the DO (ØE) detected for PLL lock state dis s of the detection width occurs.	o DOC2). During the data output e reflects the internal DO serial oin control data (DOC0 to DOC2). scrimination. A phase error is			
	Unlocked state		to th perio data Selects the recognized	od (the peri in synchro width of th if a phase	te regardless of od that CE is h nization with th e phase error error in excess	of the DO pin control data (DOC0 to high in OUT mode) the DO pin stat the CL clock, regardless of the DO (øE) detected for PLL lock state dis s of the detection width occurs.	o DOC2). During the data output e reflects the internal DO serial oin control data (DOC0 to DOC2). scrimination. A phase error is	DOC0		
7	Unlocked state detection data		to th perio data Selects the recognized UL1	od (the peri in synchro width of th if a phase UL0	te regardless of od that CE is h nization with th e phase error error in excess ØE detection	of the DO pin control data (DOC0 to high in OUT mode) the DO pin stat the CL clock, regardless of the DO (øE) detected for PLL lock state dis s of the detection width occurs.	b DOC2). During the data output e reflects the internal DO serial bin control data (DOC0 to DOC2).	DOC0 DOC1		
7	detection data		to th period data Selects the recognized UL1 0	od (the peri in synchro width of th if a phase UL0 0	te regardless of od that CE is h nization with th e phase error error in excess ØE detection Stoppe	of the DO pin control data (DOC0 to high in OUT mode) the DO pin stat. the CL clock, regardless of the DO (ØE) detected for PLL lock state dis s of the detection width occurs. n width Detection output Open get is output direct	b DOC2). During the data output e reflects the internal DO serial bin control data (DOC0 to DOC2). scrimination. A phase error is			
7			to th period data Selects the recognized UL1 0 0	od (the peri in synchro width of th if a phase UL0 0 1	te regardless of od that CE is h nization with th e phase error error in excess ØE detection Stoppe 0	of the DO pin control data (DOC0 to high in OUT mode) the DO pin statuthe CL clock, regardless of the DO (øE) detected for PLL lock state dis s of the detection width occurs. n width Detection output detection output ed Open øE is output direct µs øE is extended by 1 to	b DOC2). During the data output e reflects the internal DO serial oin control data (DOC0 to DOC2). scrimination. A phase error is	DOC1		
7	detection data		to th periodata Selects the recognized UL1 0 0 1 1 1	d (the peri in synchro width of th if a phase ULO 0 1 0 1	te regardless c od that CE is h nization with th e phase error error in excess ØE detection Stoppe 0 ±0.55 μ ±1.11 μ	of the DO pin control data (DOC0 to high in OUT mode) the DO pin statt. high in OUT mode) the DO pin statt. the CL clock, regardless of the DO (øE) detected for PLL lock state dis s of the detection width occurs. n width Detection output detected @E is output direct µs øE is extended by 1 to pin statt	b DOC2). During the data output e reflects the internal DO serial pin control data (DOC0 to DOC2). scrimination. A phase error is	DOC1		
7	detection data	*	to th period data Selects the recognized UL1 0 0 1 1 1 When the F	vidth of th if a phase ULO 0 1 0 1 2LL is unloc	te regardless c od that CE is h nization with th e phase error error in excess ØE detection Stoppe 0 ±0.55 μ ±1.11 μ cked, the DO p	of the DO pin control data (DOC0 to high in OUT mode) the DO pin statt. high in OUT mode) the DO pin statt. the CL clock, regardless of the DO (øE) detected for PLL lock state dists of the detection width occurs. n width Detection output ed Open øE is output direct µs øE is extended by 1 to pin statt pin goes low and UL in the serial data	b DOC2). During the data output e reflects the internal DO serial pin control data (DOC0 to DOC2). scrimination. A phase error is	DOC1		
7	detection data	*	to th period data Selects the recognized UL1 0 0 1 1 1 When the F	vidth of th if a phase ULO 0 1 0 1 2LL is unloc	te regardless c od that CE is h nization with th e phase error error in excess ØE detection Stoppe 0 ±0.55 μ ±1.11 μ cked, the DO p	of the DO pin control data (DOC0 to high in OUT mode) the DO pin statt. high in OUT mode) the DO pin statt. the CL clock, regardless of the DO (øE) detected for PLL lock state dis s of the detection width occurs. n width Detection output detected @E is output direct µs øE is extended by 1 to pin statt	b DOC2). During the data output e reflects the internal DO serial pin control data (DOC0 to DOC2). scrimination. A phase error is	DOC1		
7	detection data	*)	to th perio data Selects the recognized UL1 0 0 1 1 1 When the F When the F	vidth of th in synchro width of th if a phase UL0 0 1 0 1 PLL is unloc PLL is locke	te regardless c od that CE is h nization with th e phase error error in excess ØE detection Stoppe 0 ±0.55 μ ±1.11 μ cked, the DO p	of the DO pin control data (DOC0 to high in OUT mode) the DO pin stat the CL clock, regardless of the DO (ØE) detected for PLL lock state dis s of the detection width occurs. In width Detection output ed Open ØE is output direct µs ØE is extended by 1 to pin goes low and UL in the serial dat goes high and UL in the serial data	b DOC2). During the data output e reflects the internal DO serial pin control data (DOC0 to DOC2). scrimination. A phase error is	DOC1		
7	detection data	*)	to th period data Selects the recognized UL1 0 0 1 1 When the F When the F Controls the	od (the peri in synchro width of th if a phase UL0 0 1 0 1 2 2 LL is unloc 2 2 LL is unloc 2 2 LL is unloc 2 2 LL is locke	te regardless c od that CE is h nization with th e phase error error in excess ØE detection Stoppe 0 ±0.55 µ ±1.11 µ cked, the DO p mparator deace	of the DO pin control data (DOC0 to high in OUT mode) the DO pin stat the CL clock, regardless of the DO (ØE) detected for PLL lock state dis s of the detection width occurs. n width Detection output ed Open ØE is output direct µs ØE is extended by 1 to µs ØE is extended by 1 to pin goes low and UL in the serial data goes high and UL in the serial data	b DOC2). During the data output e reflects the internal DO serial pin control data (DOC0 to DOC2). scrimination. A phase error is	DOC1		
7	detection data UL0, UL1 Phase comparator	*)	to th period data Selects the recognized UL1 0 0 1 1 When the F When the F When the F Controls the	od (the peri in synchro width of th if a phase UL0 0 1 0 1 2 LL is unloc 2 LL is unloc 2 LL is locke a phase co DZ0	te regardless of od that CE is h nization with th e phase error error in excess ØE detection Stoppe 0 ±0.55 µ ±1.11 µ cked, the DO pin mparator deac Dead band	of the DO pin control data (DOC0 to high in OUT mode) the DO pin stat the CL clock, regardless of the DO (ØE) detected for PLL lock state dis s of the detection width occurs. In width Detection output ed Open ØE is output direct µs ØE is extended by 1 to pin goes low and UL in the serial dat goes high and UL in the serial dat d zone	b DOC2). During the data output e reflects the internal DO serial pin control data (DOC0 to DOC2). scrimination. A phase error is	DOC1		
	detection data UL0, UL1	*)	to th period data Selects the recognized UL1 0 0 1 1 1 When the F When the F When the F Controls the DZ1 0	od (the peri in synchro width of th if a phase UL0 0 1 1 PLL is unloc PLL is unloc PLL is locke e phase co DZ0 0	te regardless c od that CE is h nization with th e phase error error in excess ØE detection Stoppe 0 ±0.55 µ ±1.11 µ cked, the DO pin mparator deac Dead band DZA	of the DO pin control data (DOC0 to high in OUT mode) the DO pin stat the CL clock, regardless of the DO (ØE) detected for PLL lock state dis s of the detection width occurs. In width Detection output ed Open ØE is output direct µs ØE is extended by 1 to pin goes low and UL in the serial dat goes high and UL in the serial data d zone	b DOC2). During the data output e reflects the internal DO serial pin control data (DOC0 to DOC2). scrimination. A phase error is	DOC1		
8	detection data UL0, UL1 Phase comparator	*)	to th period data Selects the recognized UL1 0 0 1 1 When the F When the F When the F Controls the DZ1 0 0	od (the peri in synchro width of th if a phase UL0 0 1 0 1 PLL is unloc PLL is unloc PLL is locke phase co DZ0 0 1	te regardless c od that CE is h nization with th e phase error error in excess ØE detection Stoppe 0 ±0.55 µ ±1.11 µ cked, the DO pin mparator deac Dead band DZA DZB	of the DO pin control data (DOC0 to high in OUT mode) the DO pin statt the CL clock, regardless of the DO (ØE) detected for PLL lock state dis s of the detection width occurs. In width Detection output ed Open ØE is output direct µs ØE is extended by 1 to pin goes low and UL in the serial data goes high and UL in the serial data d zone	b DOC2). During the data output e reflects the internal DO serial pin control data (DOC0 to DOC2). scrimination. A phase error is	DOC1		
	detection data UL0, UL1 Phase comparator	*)	to th period data Selects the recognized UL1 0 0 1 1 When the F When the F When the F Controls the DZ1 0 0 1	od (the peri in synchro width of th if a phase ULO 0 1 0 1 PLL is unloo PLL is unloo PLL is locke e phase co DZO 0 1 0 1 0	te regardless c od that CE is h nization with th e phase error error in excess ØE detection Stoppe 0 ±0.55 µ ±1.11 µ cked, the DO pin mparator deac Dead band DZA DZB DZC	of the DO pin control data (DOC0 to high in OUT mode) the DO pin statt the CL clock, regardless of the DO (ØE) detected for PLL lock state dis s of the detection width occurs. In width Detection output ed Open ØE is output direct µs ØE is extended by 1 to pin goes low and UL in the serial data d zone	b DOC2). During the data output e reflects the internal DO serial pin control data (DOC0 to DOC2). scrimination. A phase error is	DOC1		
	detection data UL0, UL1 Phase comparator control data	*)	to th period data Selects the recognized UL1 0 1 1 When the F When the F Controls the DZ1 0 0 1 1	od (the peri in synchro width of th if a phase ULO 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 0 1 0 0 1 0 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 0 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	te regardless c od that CE is h nization with th e phase error error in excess ØE detection Stoppe 0 ±0.55 µ ±1.11 µ cked, the DO p mparator deac Dead band DZA DZB DZC DZD	of the DO pin control data (DOC0 to high in OUT mode) the DO pin stat the CL clock, regardless of the DO (ØE) detected for PLL lock state dis s of the detection width occurs. n width Detection output ed Open ØE is output direct µs ØE is extended by 1 to µs ØE is extended by 1 to pin goes low and UL in the serial data d zone I mode	b DOC2). During the data output e reflects the internal DO serial pin control data (DOC0 to DOC2). scrimination. A phase error is	DOC1		
	detection data UL0, UL1 Phase comparator control data	*)	to th period data Selects the recognized UL1 0 1 1 When the F When the F Controls the DZ1 0 0 1 1	od (the peri in synchro width of th if a phase ULO 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 0 1 0 0 1 0 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 0 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	te regardless c od that CE is h nization with th e phase error error in excess ØE detection Stoppe 0 ±0.55 µ ±1.11 µ cked, the DO pin mparator deac Dead band DZA DZB DZC	of the DO pin control data (DOC0 to high in OUT mode) the DO pin stat the CL clock, regardless of the DO (ØE) detected for PLL lock state dis s of the detection width occurs. n width Detection output ed Open ØE is output direct µs ØE is extended by 1 to µs ØE is extended by 1 to pin goes low and UL in the serial data goes high and UL in the serial data d zone	b DOC2). During the data output e reflects the internal DO serial pin control data (DOC0 to DOC2). scrimination. A phase error is	DOC1		
	detection data UL0, UL1 Phase comparator control data	* 1	to th period data Selects the recognized UL1 0 1 1 When the F When the F When the F Controls the DZ1 0 0 1 1 DZ1 0 1 0 0 0	od (the peri in synchro width of th if a phase UL0 0 1 0 1 2 2 2 2 2 3 3 3 3 4 2 2 4 3 3 3 3 3 3 3	te regardless c od that CE is h nization with th e phase error error in excess	of the DO pin control data (DOC0 to high in OUT mode) the DO pin stat the CL clock, regardless of the DO (ØE) detected for PLL lock state dis s of the detection width occurs. n width Detection output ed Open ØE is output direct µs ØE is extended by 1 to µs ØE is extended by 1 to pin goes low and UL in the serial data goes high and UL in the serial data d zone	b DOC2). During the data output e reflects the internal DO serial pin control data (DOC0 to DOC2). scrimination. A phase error is up 2 ms 2 ms ta output is set to 0. a output is set to 1.	DOC1		

No.	Control block/data						Function		Related data			
		•	Controls th	e charge p	ump output (PDa)	-						
			DLC	Charge p	oump output							
	Main charge pump		0		operation							
10	control data		1	Force	ed to low							
	DLC	;	 If the circuit deadlocks due to the VCO control voltage (Vtune) being 0 and the VCO being stopped, applications can get out of the deadlocked state by setting the charge pump output to low and setting Vtune to V_{CC}. (Deadlock clear circuit) 									
11	IFS				set to 1. Setting th reduced by abou		o 0 sets the circuit to reduced 30 mV rms.	input sensitivity mode, in				
12	Test data TEST0 to 2		Test data TEST0 ⁻ TEST1 TEST2 ⁻ All these b									
13	*	• 7	This bit mu	st be set to	0.							
	Sub PLL programmable	•	This is a bi The divisor used, the a	nary value can be se actual diviso	in which PS0 is th	e LSB a range 2 set valu		livide-by-two prescaler is				
14	divider data PS0 to 12 SDVS		SDVS		Operating state		Input pin frequency range]				
			1	The FI	/INb counter oper	ates						
	0010		0		IINb counter is sto INb is pulled dowr		10 to 160 MHz					
		*:	See the "S	Structure of	the Programmable	e Divide	r" section for details.					
		•	Forcibly co	ntrols the c	harge pump outpu	ut (PDb)						
			SDLC	Charge r	oump output							
	Sub PLL charge		0		operation							
15	pump control data		1		ed to low							
	SDLC	*				control	oltage (Vtune) being 0 and the	VCO boing stopped				
		;	application	s can get o			by setting the charge pump of	• • • •				
		• ;	Sub PLL re	eference fre	equency (fref) sele	ction da	ta					
			RS1	RS0	Reference freque	ency						
	Sub PLL reference		0	0	50 kł	-						
16	divider data		0	1	25							
	RS0, RS1		1	0	12.5							
			1	1	15							
			The unlock or the sub		ormation output fre	om the	DO pin can be selected to be th	nat for either the main PLL				
	Unlocked state		ULb	ULa		Unloc	ked state information					
17	detection output		0	0	No unlocked stat	te inforn	nation is output. The output dat	a, UL is 1.				
17	switching data		0	1	Main PLL unlock	ed state	information					
	ULa, ULb		1	0	Sub PLL unlocke	ed state	information					
			1	1			unlocked state information. main or the sub PLL is unlock	ed.)				

Structure of the DO Output Data (serial data output)

• OUT mode




DO Output Data


No.	Control block/data	Description	Related data
1	I/O port data 12, I1	 Data latched from the IFIN2/I1 input port (when L/I1 is 0) and the I/O port 102 pin. The I2 data reflects the pin state regardless of the I/O port mode (input or output). The data is latched at the point the circuit enters data output mode (OUT mode). The data is latched at the point the circuit enters data output mode (OUT mode). I1 ← IFIN2/I1 pin state _ H : 1 I2 ← The 102 pin state _ L : 0 	L/I1 IOC2
2	PLL unlocked state data UL	 Indicates the state of the unlocked state detection circuit. UL ← 0: When the PLL is unlocked. UL ← 1: When the PLL is locked or in the detection disabled mode. 	UL0, UL1 ULa, ULb
3	IF counter binary data C19 to C0	 Indicates the value of the IF counter (20-bit binary counter). C19 ← MSB of the binary counter C0 ← LSB of the binary counter 	CTE GT0 GT1
4	IF counter selection data LCT	 Data that reflects the LCTS bit in the serial input data. The LCT output data allows applications to verify the IF counter input pin selection (IFIN1 or IFIN2). LCT = 0: IFIN1 selected. LCT = 1: IFIN2/I1 selected. 	LCTS

Serial Data Input (IN1/IN2/IN3) t_{SU} , t_{HD} , t_{EL} , t_{ES} , $t_{EH} \ge 0.75 \ \mu s$

• CL: Normal (high)




• CL: Normal (low)




Serial Data Output (Out) $t_{SU},\,t_{HD},\,t_{EL},\,t_{ES},\,t_{EH} \geq 0.75~\mu s$ $t_{DC},\,t_{DH} < 0.35~\mu s$

• CL: Normal (high)




• CL: Normal (low)




Note: The data conversion times (t_{DC} and t_{DH}) depend on the value of the pull-up resistor and the printed circuit board capacitance since the DO pin is an n-channel open-drain circuit.

Serial Data Timing




When CL is stopped at the low level



When CL is stopped at the high level

Parameter	Sumbol		Conditions		Ratings		Unit
Parameter	Symbol		Conduons	min	typ	max	
Data setup time	t _{SU}	DI, CL		0.75			μs
Data hold time	t _{HD}	DI, CL		0.75			μs
Clock low level time	t _{CL}	CL		0.75			μs
Clock high level time	t _{CH}	CL		0.75			μs
CE wait time	t _{EL}	CE, CL		0.75			μs
CE setup time	t _{ES}	CE, CL		0.75			μs
CE hold time	t _{EH}	CE, CL		0.75			μs
Data latch change time	t _{LC}					0.75	μs
Data autput tima	t _{DC}	DO, CL	These values differ depending on the value of the pull-up resistor used and the printed circuit board capacitance			0.35	μs
Data output time	t _{DH}	DO, CE	resistor used and the printed circuit board capacitance			0.35	μs

Structure of the Programmable Divider Structure of the Main PLL Programmable Divider



\square	DVS	SNS	Input pin	Set divisor	Actual divisor	Input frequency range
Α	1	*	FMINa	272 to 65535	Twice the set value	10 to 160 MHz
В	0	1	AMIN	272 to 65537	The set value	2 to 40 MHz
С	0	0	AMIN	4 to 4095	The set value	0.5 to 10 MHz

*: Don't care

Sample Main Programmable Divider Divisor Calculations

• For FM with a step size of 50 kHz (DVS = 1, SNS = *: FMINa selected)

FM RF = 90.0 MHz (IF = +10.7 MHz)

FM VCO = 100.7 MHz

Main PLL fref = 25 kHz (
$$R0 = 1$$
, $R1 = 1$, $R2 = 0$, $R3 = 0$)

100.7 MHz (FM VCO) ÷ 25 kHz (fref) ÷ 2 (for the FMIN 1/2 prescaler) = $2014 \rightarrow 07DE$ (hexadecimal)

	E	Ē				<u> </u>				<u> </u>)									
0	1	1	1	1	0	1	1	1	1	1	0	0	0	0	0	*	1			1	1	0	0
DG	F	P2	P3	P4	P5	9d	P7	Ъ8	6d	P10	P11	P12	P13	P14	P15	SNS	DVS	CTE	XS	R0	R	R2	R3

• For SW with a step size of 5 kHz (DVS = 0, SNS = 1: AMIN high-speed operation selected) SW RF = 21.75 MHz (IF = +450 kHz)

SW VCO = 22.20 MHz

Main PLL fref = 5 kHz (R0 = 0, R1 = 1, R2 = 0, R3 = 1)

22.2 MHz (SW VCO) \div 5 kHz (fref) = 4440 \rightarrow 1158 (hexadecimal)

		3				<u>،</u>]	L													
0	0	0	1	1	0	1	0	1	0	0	0	1	0	0	0	1	0			0	1	0	1
Dd	۲٩	P2	P3	P4	P5	96	P7	P8	6d	P10	P11	P12	P13	P14	P15	SNS	SVD	CTE	XS	R0	Ł	R2	R3

• For MW with a step size of 10 kHz (DVS = 0, SNS = 0: AMIN low-speed operation selected) MW RF = 1000 kHz (IF = +450 kHz)

WM VCO = 1450 kHz

Main PLL fref = 10 kHz (R0 = 0, R2 = 0, R3 = 1)


1450 kHz (MW VCO) \div 10 kHz (fref) = 145 \rightarrow 091 (hexadecimal)

					1			<i></i>		9		<i></i>)									
*	*	*	*	1	0	0	0	1	0	0	1	0	0	0	0	0	0			0	0	0	1
Dd	P1	P2	P3	P4	P5	9d	P7	P8	6d	P10	P11	P12	P13	P14	P15	SNS	DVS	CTE	XS	Ro	R1	R2	R3

A09955

A09956

Structure of the Sub PLL Programmable Divider



SDVS	Operating state	Set divisor	Actual divisor: N	Input frequency range
1	FMINb operating	272 to 8191	Twice the set value	10 to 160 MHz
0	FMINb stopped (pulled down)	—	—	—

Sample Sub PLL Programmable Divider Divisor Calculations

• For FM with a step size of 100 kHz (SDVS = 1: FMINb operating)

FM RF = 90.0 MHz (IF = -10.7 MHz)

FM VCO = 79.3 MHz

Sub PLL fref = 50 kHz (RS0 = 0, RS1 = 0)

79.3 MHz (FM VCO) ÷ 50 kHz (fref) ÷ 2 (for the FMINb 1/2 prescaler) = 793 \rightarrow 0319 (hexadecimal)

		<u>)</u>			1					3		$\overset{o}{\prec}$											
1	0	0	1	1	0	0	0	1	1	0	0	0				1	0	0	0				
PS0	PS1	PS2	PS3	PS4	PS5	PS6	PS7	PS8	PS9	PS10	PS11	PS12	*	*	*	SDVS	SDLC	RS0	RS1	ULa	nrp	*	*

A09959

• For FM with a step size of 50 kHz (SDVS = 1: FMINb operating) FM RF = 90.0 MHz (IF = +10.7 MHz)

FM VCO = 100.7 MHz

Sub PLL fref = 25 kHz (RS0 = 1, RS1 = 0)

100.7 MHz (FM VCO) ÷ 25 kHz (fref) ÷ 2 (for the FMINb 1/2 prescaler) = $2014 \rightarrow 07DE$ (hexadecimal)


	E	E				2						$\overset{\circ}{\prec}$											
0	1	1	1	1	0	1	1	1	1	1	0	0				1	0	1	0				
PS0	PS1	PS2	PS3	PS4	PS5	PS6	PS7	PS8	PS9	PS10	PS11	PS12	*	*	*	SDVS	SDLC	RS0	RS1	ULa	ULb	*	*

Structure of the IF Counter

1

1

The LC72134M IF counter is a 20-bit binary counter, and takes the IF signal from the IFIN1 or IFIN2/I1 pin as its input. The result of the count can be read out serially MSB first from the DO pin.



The IF frequency (FC) is measured by determining how many pulses were input to the IF counter in the stipulated measurement time, GT.

7 to 8

```
Fc = \frac{C}{GT} (C = Fc × GT) C: Counted value (the number of pulses)
```

IF Counter Frequency Measurement Examples

64

• When the measurement time (GT) is 32 ms and the counted value (C) is 53980 (hexadecimal) or 342,400 decimal. IF frequency (FC) = $342400 \div 32$ ms = 10.7 MHz


						5			;	3				2				3)	
				0	1	0	1	0	0	1	1	1	0	0	1	1	0	0	0	0	0	0	0
12	F	LCT	n٢	C19	C18	C17	C16	C15	C14	C13	C12	C11	C10	60	80	C7	C6	C5	C4	C3	C2	CI	CO

A09962

• When the measurement time (GT) is 8 ms and the counted value (C) is E10 (hexadecimal) or 3600 decimal. IF frequency (FC) = $3600 \div 8$ ms = 450 kHz

)))	
				0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	1	0	0	0	0
12	۲	LCT	٦N	C19	C18	C17	C16	C15	C14	C13	C12	C11	C10	60	8 C	C7	C6	C5	C4	ទ	C2	C1	8

IF Counter Operation



Applications must first, before starting an IF count operation reset the IF counter by setting CTE in the serial data to 0. The IF counter operation is started setting CTE in the serial data from 0 to 1. Although the serial data is determined by dropping the CE pin from high to low, the IF signal input to the IFIN pin must be provided within the wait time from the point CE goes low. Next, the readout of the IF counter after measurement is complete must be performed while CTE is still 1, since the counter will be reset if CTE is set to 0.

Unlocked State Detection Timing

• Unlocked state detection timing

Unlocked state detection is performed during the reference frequency (fref) period (interval). This means that a period at least as long as the period of the reference frequency is required to recognize the locked/unlocked state. However, applications must wait at least twice the period of the reference frequency immediately after changing the divisor (N) (which is applied to the frequency) before checking the locked/unlocked state.





Figure 1 Unlocked State Detection Timing

For example, if fref is 1 kHz (a period of 1 ms) applications must wait at least 2 ms after the divisor N is changed before performing a locked/unlocked check.

Note: If IF counting is used, applications must determine whether or not the IF IC SD (station detect) signal is present in the microcontroller software, and perform the IF count only if that signal is asserted. This is because auto-search techniques that only use IF counting are subject to incorrect stopping at points where there is no station due to IF buffer leakage.









Figure 3 Combining with Software

• Outputting the unlocked state data in the serial data

In the LC72134M, the unlocked state data (UL), once set to the unlocked state, is not reset unless data is output (or input). At the point of data output (1) in figure 3, the VCO frequency will be stable (locked), but since the divisor N was changed and a data output operation has not yet been performed, the unlocked state data will indicate the unlocked state. Thus even though the loop is stable (locked), the data will indicate that it is not. In cases such as this, the application should treat the first data output after the value of N has been changed as dummy data, and consider the second data output (at point (2) in the figure) as valid data.

<Flowchart for Lock Detection>




• Directly outputting the unlocked state to the DO pin

Since the unlocked state (high level when locked, low when unlocked) is output from the DO pin, the dummy data processing described above is not necessary. After N is changed, applications can check the locked state after waiting at least two periods of the reference frequency.

Clock Time Base Usage Notes

When using the clock time base output function, the output pin (BO1) pull-up resistor must have a value of over 100 k Ω . The use of a Schmitt input in the microcontroller that accepts this signal is recommended to reduce chattering. This is to prevent degradation of the VCO C/N characteristics when combining with a loop filter that uses the internal transistor provided to form a low-pass filter. Since the ground for the clock time base output pin and the ground for the transistor are common internally on the chip, applications must take care to minimize current fluctuations in the time base pin to prevent degradation of the low-pass filter characteristics.



Other Items

• Notes on the phase comparator dead zone

DZ1	DZ0	Dead band mode	Charge pump	Dead band
0	0	DZA	ON/ON	0s
0	1	DZB	ON/ON	-0s
1	0	DZC	OFF/OFF	+0s
1	1	DZD	OFF/OFF	+ +0s

When the charge pump is used with one of the ON/ON modes, correction pulses are generated from the charge pump even if the PLL is locked. As a result, it is easy for the loop to become unstable, and special care is required in application design. The following problems can occur if an ON/ON mode is used.

- Sidebands may be created by reference frequency leakage.

- Sidebands may be created by low-frequency leakage due to the correction pulse envelope.

Although the loop is more stable when a dead zone is present (i.e. when an OFF/OFF mode is used), a dead band makes it more difficult to achieve excellent C/N characteristics. On the other hand, while it is easy to achieve good C/N characteristics when there is no dead zone, achieving good loop stability is difficult. Accordingly, the DZA and DZB settings, in which there is no dead zone, can be effective in situations where a signal-to-noise ratio of 90 to 100 dB or higher is required in FM reception, or where it is desirable to increase the pilot margin in AM stereo reception. However, if such a high signal-to-noise ratio is not required for FM reception, if an adequate pilot margin can be acquired in AM stereo reception, or if AM stereo is not required, then either DZC or DZD, in which there is a dead band, should be chosen.

Dead Zone

As shown in figure 1, the phase comparator compares a reference frequency (fr) with fp. As shown in figure 2, the phase comparator's characteristics consist of an output voltage (V) that is proportional to the phase difference ø. However, due to internal circuit delay and other factors, an actual circuit has a region (the dead zone, B) where the circuit cannot actually compare the phases. To implement a receiver with a high S/N ratio, it is desirable that this region be as small as possible. However, it is often desirable to have the dead zone be slightly wider in popularly-priced models. This is because in certain cases, such as when there is a strong RF input, popularly-priced models can suffer from mixer to VCO RF leakage that modulates the VCO. When the dead zone is small, the circuit outputs signals to correct this modulation and this output further modulates the VCO. This further modulation may then generate beats with the RF signal.






Figure 2

• Notes on the FMIN, AMIN, and IFIN pins

Coupling capacitors should be placed as close to their pin as possible. A capacitance of about 100 pF is desirable for these capacitors. In particular, if the IFIN pin coupling capacitor is not held to under 100 pF, the time to reach the bias level may become too long and incorrect counts may result due to the relationship with the wait time.

• Notes on IF counting \rightarrow Use the SD signal in conjunction with IF counting

When counting the IF frequency, the microcontroller must determine the presence or absence of the IF IC SD (station detect) signal and turn on the IF counter buffer output and execute the IF count only if there is an SD signal. Auto-search techniques that only use the IF counter are subject to incorrect stopping at points where there is no station due to IF buffer leakage.

• DO pin usage


The DO pin can be used for IF counter count completion checking and as an unlock detection output in addition to its use in data output mode. It is also possible to have the DO pin reflect the state of an input pin to input that state to the microcontroller.

• Power supply pins

A capacitor of at least 2000 pF must be inserted between the power supply V_{DD} and V_{SS} pins for noise exclusion. This capacitor must be placed as close as possible to the V_{DD} and V_{SS} pins.


LC72134M

Pin States after a Power on Reset




Sample Application Circuits

FM/AM Tuner + FM Tuner (for FM Subcarrier)



A09971

Note: Since the areas enclosed in dotted lines ([____]) are high-impedance circuits, they are susceptible to noise. Therefore, lines in the printed circuit board pattern should be made as short as possible and these areas should be surrounded by the ground pattern. AM Tuner + FM Tuner



Note: Since the areas enclosed in dotted lines ([____]) are high-impedance circuits, they are susceptible to noise. Therefore, lines in the printed circuit board pattern should be made as short as possible and these areas should be surrounded by the ground pattern.

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of March, 1998. Specifications and information herein are subject to change without notice.