


ABSOLUTE MAXIMUM RATINGS

V_{CC} Supply Voltage -0.5V - 25V
 V_C Supply Voltage -0.5V - 25V
 Storage Temperature Range -65°C To 150°C
 Operating Junction Temperature Range 0°C To 125°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device.

PACKAGE INFORMATION



ELECTRICAL SPECIFICATIONS

Unless otherwise specified, these specifications apply over V_{CC}=5V, V_C=12V and T_A=0 to 70°C. Typical values refer to T_A=25°C. Low duty cycle pulse testing is used which keeps junction and case temperatures equal to the ambient temperature.

PARAMETER	SYM	TEST CONDITION	MIN	TYP	MAX	UNITS
Reference Voltage						
V _{REF} Voltage	V _{FB}		0.784	0.8	0.816	V
Fb Voltage Line Regulation	L _{REG}	5<V _{CC} <12			1.6	mV
UVLO						
UVLO Threshold - V _{CC}	UVLO V _{CC}	Supply Ramping Up	4.0	4.25	4.5	V
UVLO Hysteresis - V _{CC}				0.25		V
UVLO Threshold - V _C	UVLO V _C	Supply Ramping Up	3.0	3.5	3.65	V
UVLO Hysteresis - V _C				0.25		V
UVLO Threshold - Fb	UVLO Fb	Fb Ramping Down	0.3	0.4	0.5	V
UVLO Hysteresis - Fb		Note 1		0.02		V
Supply Current						
V _{CC} Dynamic Supply Current	Dyn I _{CC}	Freq=200KHz, C _L =3000pF		6.5	8	mA
V _C Dynamic Supply Current	Dyn I _C	Freq=200KHz, C _L =3000pF		11	14	mA
V _{CC} Static Supply Current	I _{CCQ}	SS=0V		4	6	mA
V _C Static Supply Current	I _{CQ}	SS=0V		2.5	4	mA
Soft-Start Section						
Charge Current	SS _{IB}	SS=0V	15	20	26	μA
Oscillator						
Frequency	Freq	R _t =Open R _t =Gnd	180 360	200 400	220 440	KHz
Ramp Amplitude	V _{RAMP}	Note 1		1.25		V

PARAMETER	SYM	TEST CONDITION	MIN	TYP	MAX	UNITS
Error Amp						
Fb Voltage Input Bias Current	I _{FB1}	SS=3V, Fb=1V		0.1		μA
Fb Voltage Input Bias Current	I _{FB2}	SS=0V, Fb=1V		50		μA
V _P Voltage Range			0.7		1.5	V
Transconductance	GM		500	800	1000	μmho
Output Drivers						
Rise Time	T _r	C _{LOAD} =3000pF		35	70	ns
Fall Time	T _f	C _{LOAD} =3000pF		35	70	ns
Dead Band Time	T _{DB}			100		ns
Max Duty Cycle	T _{on}	Fb=0.7V, Freq=200KHz	85	90		%
Min Duty Cycle	T _{off}	Fb=1.5V			0	%

Note 1: Guaranteed by design, but not tested in production.

PIN DESCRIPTIONS

PIN#	PIN SYMBOL	PIN DESCRIPTION
1	Fb	This pin is connected directly to the output of the switching regulator via resistor divider to provide feedback to the Error amplifier.
2	V _P	Non-inverting input of error amplifier.
3	V _{REF}	Reference Voltage.
4	V _{CC}	This pin provides biasing for the internal blocks of the IC as well as power for the low side driver. A minimum of 1μF, high frequency capacitor must be connected from this pin to ground to provide peak drive current capability.
5 14	NC	No Connection.
6	LDrv	Output driver for the synchronous power MOSFET.
7	Gnd	Analog ground for internal reference and control circuitry. Connect to PGnd with a short trace.
8	PGnd	This pin serves as the separate ground for MOSFET's drivers and should be connected to system's ground plane. A high frequency capacitor (0.1μF to 1μF) must be connected from V _{CC} and V _c pins to this pin for noise free operation.
9	HDrv	Output driver for the high side power MOSFET. This pin should not go negative (below ground), this may cause problem for the gate drive circuit. It can happen when the inductor current goes negative (Source/Sink), soft-start at no load and for the fast load transient from full load to no load. To prevent negative voltage at gate drive, a low forward voltage drop diode might be connected between this pin and ground.
10	V _c	This pin is connected to a voltage that must be at least 4V higher than the bus voltage of the switcher (assuming 5V threshold MOSFET) and powers the high side output driver. A minimum of 1μF, high frequency capacitor must be connected from this pin to ground to provide peak drive current capability.
11	Rt	The switching frequency can be Programmed between 200KHz and 400KHz by connecting a resistor between Rt and Gnd. Floating the pin set the switching frequency to 200KHz and grounding the pin set the switching frequency to 400KHz.
12	Comp	Compensation pin of the error amplifier. An external resistor and capacitor network is typically connected from this pin to ground to provide loop compensation.
13	SS / $\overline{\text{SD}}$	This pin provides soft-start for the switching regulator. An internal current source charges an external capacitor that is connected from this pin to ground which ramps up the output of the switching regulator, preventing it from overshooting as well as limiting the input current. The converter can be shutdown by pulling this pin below 2.8V.

BLOCK DIAGRAM




Figure 2 - Simplified block diagram of the IRU3138.

the output start-up time is the time period when soft-start capacitor voltage increases from 1V to 2V. The start-up time will be dependent on the size of the external soft-start capacitor. The start-up time can be estimated by:

$$20\mu\text{A} \times T_{\text{START}}/C_{\text{SS}} = 2\text{V}-1\text{V}$$

For a given start up time, the soft-start capacitor can be estimated as:

$$C_{\text{SS}} \cong 20\mu\text{A} \times T_{\text{START}}/1\text{V}$$

MOSFET Drivers

The driver capabilities of both high and low side drivers are optimized to maintain fast switching transitions. They are sized to drive a MOSFET that can deliver up to 20A output current.

The low side MOSFET driver is supplied directly by V_{CC} while the high side driver is supplied by V_{C} .

An internal dead time control is implemented to prevent cross-conduction and allows the use of several kinds of MOSFETs.

Short-Circuit Protection

The outputs are protected against the short-circuit. The IRU3138 protects the circuit for shorted output by sensing the output voltage (through the external resistor divider). The IRU3138 turns off both drivers, when the output voltage drops below 0.4V.

The IRU3138 also protects the output from over-volting when the control FET is shorted. This is done by turning on the sync FET with the maximum duty cycle.

Under-Voltage Lockout

The under-voltage lockout circuit assures that the MOSFET driver outputs remain in the off state whenever the supply voltage drops below set parameters. Lockout occurs if V_{C} and V_{CC} fall below 3.5V and 4.25V respectively. Normal operation resumes once V_{C} and V_{CC} rise above the set values.

Shutdown

The converter can be shutdown by pulling the soft-start pin below 2.8V. This can be easily done by using an external small signal transistor. During shutdown both MOSFET drivers turn off.




Figure 4A - Switching frequency vs. external resistor

APPLICATION INFORMATION

Design Example:

The following example is a typical application for IRU3138, the schematic is Figure 13 on page 15.

$V_{IN} = V_{CC} = 5V$	<u>Supply Voltage</u>
$V_{OUT} = 1.6V$	$V_C = 12V$
$I_{OUT} = 12A$	
$\Delta V_{OUT} = 50mV$	
(output voltage ripple $\cong 3\%$ of V_{OUT})	
$f_s = 400KHz$	

Output Voltage Programming

Output voltage is programmed by reference voltage and external voltage divider. The Fb pin is the inverting input of the error amplifier, which is referenced to the voltage on non-inverting pin of error amplifier. The output voltage is defined by using the following equation:

$$V_{OUT} = V_P \times \left(1 + \frac{R_6}{R_5}\right) \quad \text{---(7)}$$

$$V_P = V_{REF} = 0.8V$$

When an external resistor divider is connected to the output as shown in Figure 5.




Figure 5 - Typical application of the IRU3138 for programming the output voltage.

Equation (7) can be rewritten as:

$$R_6 = R_5 \times \left(\frac{V_{OUT}}{V_P} - 1\right)$$

Choose $R_5 = 1K$

This will result to $R_6 = 1K$

If the high value feedback resistors are used, the input bias current of the Fb pin could cause a slight increase in output voltage. The output voltage set point can be more accurate by using precision resistor.

Soft-Start Programming

The soft-start timing can be programmed by selecting the soft-start capacitance value. The start-up time of the converter can be calculated by using:

$$C_{SS} = 20 \times t_{START} \quad (\mu F) \quad \text{---(8)}$$

Where t_{START} is the desired start-up time (ms)

For a start-up time of 5ms, the soft-start capacitor will be $0.1\mu F$. Choose a ceramic capacitor at $0.1\mu F$.

Boost Supply Vc

To drive the high side switch, it is necessary to supply a gate voltage at least 4V greater than the bus voltage. For single supply applications, this is achieved by using a charge pump configuration as shown in Figure 6. This method is simple and inexpensive. The operation of the circuit is as follows: when the lower MOSFET is turned on, the capacitor (C1) is pulled down to ground and charges, up to V_{BUS} value, through the diode (D1). The bus voltage will be added to this voltage when upper MOSFET turns on in next cycle, and providing supply voltage (V_C) through diode (D2). V_C is approximately:

$$V_C \cong 2 \times V_{BUS} - (V_{D1} + V_{D2})$$

Capacitors in the range of $0.1\mu F$ and $1\mu F$ are generally adequate for most applications. The diode must be a fast recovery device to minimize the amount of charge fed back from the charge pump capacitor into V_C . The diodes need to be able to block the full power rail voltage, which is seen when the high side MOSFET is switched on. For low voltage application, schottky diodes can be used to minimize forward drop across the diodes at start up. For this application, V_C is biased by an external 12V supply.




Figure 6 - Charge pump circuit.

Input Capacitor Selection

The input filter capacitor should be based on how much ripple the supply can tolerate on the DC input line. The ripple current generated during the on time of upper MOSFET should be provided by input capacitor. The RMS value of this ripple is expressed by:

$$I_{RMS} = I_{OUT} \sqrt{D \times (1-D)} \quad \text{---(9)}$$

Where:

D is the Duty Cycle, $D = V_{OUT}/V_{IN}$.

I_{RMS} is the RMS value of the input capacitor current.

I_{OUT} is the output current for each channel.

For $V_{IN}=5V$, $I_{OUT}=12A$ and $D=0.36$, the $I_{RMS}=5.7A$

For higher efficiency, a low ESR capacitor is recommended. Choose three Poscap from Sanyo 6TPC150M (6.3V, 150 μ F, 40m Ω) with a maximum allowable ripple current of 5.7A.

Inductor Selection

The inductor is selected based on operating frequency, transient performance and allowable output voltage ripple.

Low inductor value results to faster response to step load (high $\Delta i/\Delta t$) and smaller size but will cause larger output ripple due to increase of inductor ripple current. As a rule of thumb, select an inductor that produces a ripple current of 10-40% of full load DC.

For the buck converter, the inductor value for desired operating ripple current can be determined using the following relation:

$$V_{IN} - V_{OUT} = L \times \frac{\Delta i}{\Delta t} \quad ; \quad \Delta t = D \times \frac{1}{f_s} \quad ; \quad D = \frac{V_{OUT}}{V_{IN}}$$

$$L = (V_{IN} - V_{OUT}) \times \frac{V_{OUT}}{V_{IN} \times \Delta i \times f_s} \quad \text{---(11)}$$

Where:

V_{IN} = Maximum Input Voltage

V_{OUT} = Output Voltage

Δi = Inductor Ripple Current

f_s = Switching Frequency

Δt = Turn On Time

D = Duty Cycle

If $\Delta i = 25\%(I_o)$, then the output inductor will be:

$$L = 0.91 \mu H$$

The Panasonic PCCN6B series provides a range of inductors in different values, low profile suitable for large currents, 1.1 μ H, 16A is a good choice for this application. This will result to a ripple approximately 22% of output current.

Output Capacitor Selection

The criteria to select the output capacitor is normally based on the value of the Effective Series Resistance (ESR). In general, the output capacitor must have low enough ESR to meet output ripple and load transient

requirements, yet have high enough ESR to satisfy stability requirements. The ESR of the output capacitor is calculated by the following relationship:

$$ESR \leq \frac{\Delta V_o}{\Delta I_o} \quad \text{---(10)}$$

Where:

ΔV_o = Output Voltage Ripple

Δi = Inductor Ripple Current

$\Delta V_o = 50mV$ and $\Delta I \cong 22\%$ of 12A = 2.64A

This results to: $ESR=18.9m\Omega$

The Sanyo TPC series, Poscap capacitor is a good choice. The 6TPC330M, 330 μ F, 6.3V has an ESR 40m Ω . Selecting three of these capacitors in parallel, results to an ESR of $\cong 13.3m\Omega$ which achieves our low ESR goal.

The capacitor value must be high enough to absorb the inductor's ripple current. The larger the value of capacitor, the lower will be the output ripple voltage.

Power MOSFET Selection

The IRU3138 uses two N-Channel MOSFETs. The selections criteria to meet power transfer requirements is based on maximum drain-source voltage (V_{DSS}), gate-source drive voltage (V_{GS}), maximum output current, On-resistance $R_{DS(ON)}$ and thermal management.

The MOSFET must have a maximum operating voltage (V_{DSS}) exceeding the maximum input voltage (V_{IN}).

The gate drive requirement is almost the same for both MOSFETs. Logic-level transistor can be used and caution should be taken with devices at very low V_{GS} to prevent undesired turn-on of the complementary MOSFET, which results a shoot-through current.

The total power dissipation for MOSFETs includes conduction and switching losses. For the Buck converter, the average inductor current is equal to the DC load current. The conduction loss is defined as:

$$P_{COND}(\text{Upper Switch}) = I_{LOAD}^2 \times R_{DS(ON)} \times D \times \vartheta$$

$$P_{COND}(\text{Lower Switch}) = I_{LOAD}^2 \times R_{DS(ON)} \times (1 - D) \times \vartheta$$

$$\vartheta = R_{DS(ON)} \text{ Temperature Dependency}$$

The $R_{DS(ON)}$ temperature dependency should be considered for the worst case operation. This is typically given in the MOSFET data sheet. Ensure that the conduction losses and switching losses do not exceed the package ratings or violate the overall thermal budget.

Choose IRLR3715Z for control MOSFET and IRFR3711Z for synchronous MOSFET. These devices provide low on-resistance in a D-Pak.

The MOSFETs have the following data:

<u>IRFL3715Z</u>	<u>IRFR3711Z</u>
$V_{DSS} = 20V$	$V_{DSS} = 20V$
$R_{DS(ON)} = 11m\Omega$	$R_{DS(ON)} = 5.7m\Omega$

The total conduction losses will be:

$$P_{CON(TOTAL)} = P_{CON(UPPER)} + P_{CON(LOWER)}$$

$$P_{CON(TOTAL)} = 1.77W$$

The switching loss is more difficult to calculate, even though the switching transition is well understood. The reason is the effect of the parasitic components and switching times during the switching procedures such as turn-on / turnoff delays and rise and fall times. The control MOSFET contributes to the majority of the switching losses in synchronous Buck converter. The synchronous MOSFET turns on under zero voltage conditions, therefore, the turn on losses for synchronous MOSFET can be neglected. With a linear approximation, the total switching loss can be expressed as:

$$P_{SW} = \frac{V_{DS(OFF)}}{2} \times \frac{t_r + t_f}{T} \times I_{LOAD} \quad \text{---(12)}$$

Where:

$V_{DS(OFF)}$ = Drain to Source Voltage at off time

t_r = Rise Time

t_f = Fall Time

T = Switching Period

I_{LOAD} = Load Current

The switching time waveform is shown in Figure 7.




Figure 7 - Switching time waveforms.

From IRFR3711Z data sheet we obtain:

IRFR3711Z

$t_r = 13ns$

$t_f = 15ns$

These values are taken under a certain condition test. For more details please refer to the IRFR3711Z datasheet.

By using equation (12), we can calculate the total switching losses.

$$P_{SW(TOTAL)} = 336mW$$

Feedback Compensation

The IRU3138 is a voltage mode controller; the control loop is a single voltage feedback path including error amplifier and error comparator. To achieve fast transient response and accurate output regulation, a compensation circuit is necessary. The goal of the compensation network is to provide a closed loop transfer function with the highest 0dB crossing frequency and adequate phase margin (greater than 45°).

The output LC filter introduces a double pole, -40dB/decade gain slope above its corner resonant frequency, and a total phase lag of 180° (see Figure 8). The Resonant frequency of the LC filter is expressed as follows:

$$F_{LC} = \frac{1}{2\pi \times \sqrt{L_o \times C_o}} \quad \text{---(13)}$$

Figure 9 shows gain and phase of the LC filter. Since we already have 180° phase shift just from the output filter, the system risks being unstable.




Figure 8 - Gain and phase of LC filter.

The IRU3138's error amplifier is a differential-input transconductance amplifier. The output is available for DC gain control or AC phase compensation.

The E/A can be compensated with or without the use of local feedback. When operated without local feedback, the transconductance properties of the E/A become evident and can be used to cancel one of the output filter poles. This will be accomplished with a series RC circuit from Comp pin to ground as shown in Figure 9.

Note that this method requires that the output capacitor should have enough ESR to satisfy stability requirements. In general, the output capacitor's ESR generates a zero typically at 5KHz to 50KHz which is essential for an acceptable phase margin.

The ESR zero of the output capacitor expressed as follows:

$$F_{ESR} = \frac{1}{2\pi \times ESR \times C_o} \quad \text{---(14)}$$





Figure 9 - Compensation network without local feedback and its asymptotic gain plot.

The transfer function (V_e / V_{OUT}) is given by:

$$H(s) = \left(g_m \times \frac{R_5}{R_6 + R_5} \right) \times \frac{1 + sR_4C_9}{sC_9} \quad \text{---(15)}$$

The (s) indicates that the transfer function varies as a function of frequency. This configuration introduces a gain and zero, expressed by:

$$|H(s=j \times 2\pi \times F_o)| = g_m \times \frac{R_5}{R_6 \times R_5} \times R_4 \quad \text{---(16)}$$

$$F_z = \frac{1}{2\pi \times R_4 \times C_9} \quad \text{---(17)}$$

$|H(s)|$ is the gain at zero cross frequency.

First select the desired zero-crossover frequency (F_o):

$$F_o > F_{ESR} \text{ and } F_o \leq (1/5 \sim 1/10) \times f_s$$

Use the following equation to calculate R_4 :

$$R_4 = \frac{V_{OSC}}{V_{IN}} \times \frac{F_o \times F_{ESR}}{F_{LC}^2} \times \frac{R_5 + R_6}{R_5} \times \frac{1}{g_m} \quad \text{---(18)}$$

Where:

V_{IN} = Maximum Input Voltage

V_{OSC} = Oscillator Ramp Voltage

F_o = Crossover Frequency

F_{ESR} = Zero Frequency of the Output Capacitor

F_{LC} = Resonant Frequency of the Output Filter

R_5 and R_6 = Resistor Dividers for Output Voltage Programming

g_m = Error Amplifier Transconductance

For:

$V_{IN} = 5V$

$V_{OSC} = 1.25V$

$F_o = 40KHz$

$F_{ESR} = 12KHz$

$F_{LC} = 4.82KHz$

$R_5 = 1K$

$R_6 = 1K$

$g_m = 600\mu mho$

This results to $R_4=17.32K$

Choose $R_4=17.8K$

To cancel one of the LC filter poles, place the zero before the LC filter resonant frequency pole:

$$F_z \cong 75\%F_{LC}$$

$$F_z \cong 0.75 \times \frac{1}{2\pi \sqrt{L_o \times C_o}} \quad \text{---(19)}$$

For:

$L_o = 1.1\mu H$

$C_o = 990\mu F$

$F_z = 3.6KHz$

$R_4 = 17.8K$

Using equations (17) and (19) to calculate C_9 , we get:

$$C_9 \cong 2.4nF; \text{ Choose } C_9=2.2nF$$

One more capacitor is sometimes added in parallel with C_9 and R_4 . This introduces one more pole which is mainly used to suppress the switching noise. The additional pole is given by:

$$F_p = \frac{1}{2\pi \times R_4 \times \frac{C_9 \times C_{POLE}}{C_9 + C_{POLE}}}$$

The pole sets to one half of switching frequency which results in the capacitor C_{POLE} :

$$C_{POLE} = \frac{1}{\pi \times R_4 \times f_s - \frac{1}{C_9}} \cong \frac{1}{\pi \times R_4 \times f_s}$$

For $F_p \ll f_s/2$

$R_4=17.8K$ and $F_s=400KHz$ will result to $C_{POLE}=44pF$.

Choose $C_{POLE}=47pF$.

For a general solution for unconditionally stability for ceramic capacitor with very low ESR and any type of output capacitors, in a wide range of ESR values we should implement local feedback with a compensation network. The typically used compensation network for voltage-mode controller is shown in Figure 10.




Figure 10 - Compensation network with local feedback and its asymptotic gain plot.

In such configuration, the transfer function is given by:

$$\frac{V_e}{V_{OUT}} = \frac{1 - g_m Z_i}{1 + g_m Z_N}$$

The error amplifier gain is independent of the transconductance under the following condition:

$$g_m Z_i \gg 1 \quad \text{and} \quad g_m Z_N \gg 1 \quad \text{---(20)}$$

By replacing Z_{IN} and Z_i according to Figure 7, the transfer function can be expressed as:

$$H(s) = \frac{1}{sR_8(C_{12}+C_{11})} \times \frac{(1+sR_7C_{11}) \times [1+sC_{10}(R_6+R_8)]}{\left[1+sR_7\left(\frac{C_{12}C_{11}}{C_{12}+C_{11}}\right)\right] \times (1+sR_8C_{10})}$$

As known, transconductance amplifier has high impedance (current source) output, therefore, consider should be taken when loading the E/A output. It may exceed its source/sink output current capability, so that the amplifier will not be able to swing its output voltage over the necessary range.

The compensation network has three poles and two zeros and they are expressed as follows:

$$F_{P1} = 0$$

$$F_{P2} = \frac{1}{2\pi \times R_8 \times C_{10}}$$

$$F_{P3} = \frac{1}{2\pi \times R_7 \times \left(\frac{C_{12} \times C_{11}}{C_{12}+C_{11}}\right)} \cong \frac{1}{2\pi \times R_7 \times C_{12}}$$

$$F_{Z1} = \frac{1}{2\pi \times R_7 \times C_{11}}$$

$$F_{Z2} = \frac{1}{2\pi \times C_{10} \times (R_6 + R_8)} \cong \frac{1}{2\pi \times C_{10} \times R_6}$$

Cross Over Frequency:

$$F_O = R_7 \times C_{10} \times \frac{V_{IN}}{V_{OSC}} \times \frac{1}{2\pi \times L_o \times C_o} \quad \text{---(21)}$$

Where:

V_{IN} = Maximum Input Voltage

V_{OSC} = Oscillator Ramp Voltage

L_o = Output Inductor

C_o = Total Output Capacitors

The stability requirement will be satisfied by placing the poles and zeros of the compensation network according to following design rules. The consideration has been taken to satisfy condition (20) regarding transconductance error amplifier.

These design rules will give a crossover frequency approximately one-tenth of the switching frequency. The higher the band width, the potentially faster the load transient speed. The gain margin will be large enough to provide high DC-regulation accuracy (typically -5dB to -12dB). The phase margin should be greater than 45° for overall stability.

Based on the frequency of the zero generated by ESR versus crossover frequency, the compensation type can be different. The table below shows the compensation type and location of crossover frequency.

Compensator Type	Location of Zero Crossover Frequency (F_o)	Typical Output Capacitor
Type II (PI)	$F_{P0} < F_{Z0} < F_o < f_s/2$	Electrolytic, Tantalum
Type III (PID) Method A	$F_{P0} < F_o < F_{Z0} < f_s/2$	Tantalum, Ceramic
Type III (PID) Method B	$F_{P0} < F_o < f_s/2 < F_{Z0}$	Ceramic

Table - The compensation type and location of zero crossover frequency.

Detail information is discussed in application Note AN-1043 which can be downloaded from the IR Web-Site.

Layout Consideration

The layout is very important when designing high frequency switching converters. Layout will affect noise pickup and can cause a good design to perform with less than expected results.

Start to place the power components. Make all the connections in the top layer with wide, copper filled areas. The inductor, output capacitor and the MOSFET should be close to each other as possible. This helps to reduce the EMI radiated by the power traces due to the high switching currents through them. Place input capacitor

directly to the drain of the high-side MOSFET. To reduce the ESR, replace the single input capacitor with two parallel units. The feedback part of the system should be kept away from the inductor and other noise sources and be placed close to the IC. In multilayer PCB, use one layer as power ground plane and have a separate control circuit ground (analog ground), to which all signals are referenced. The goal is to localize the high current path to a separate loop that does not interfere with the more sensitive analog control function. These two grounds must be connected together on the PC board layout at a single point.

TYPICAL APPLICATION

Single Supply 5V Input




Figure 11 - Typical application of IRU3138 in an on-board DC-DC converter using a single 5V supply.

TYPICAL APPLICATION




Figure 12 - Typical application of IRU3137 for DDR memory when the termination voltage, generated by IRU3138, tracks the core voltage.

DEMO-BOARD APPLICATION

5V to 2.5V @ 12A




Figure 13 - Demo-board application of IRU3138.

Application Parts List

Ref Desig	Description	Value	Qty	Part#	Manuf
Q1	MOSFET	20V, 11mΩ	1	IRLR3715Z	IR
Q2	MOSFET	20V, 5.7mΩ	1	IRFR3711Z	IR
U1	Controller	Synchronous PWM	1	IRU3138	IR
D3	Diode	Fast Switching	1	BAT54	IR
L1	Inductor	1µH, 10A	1	D03316P-102HC	Coilcraft
L2	Inductor	1.1µH	1	ETQP6F1R1BFA	Panasonic
C1,C2,C18,C20	Capacitor, Poscap	150µF, 6.3V	4	6TPC150M	Sanyo
C3,C4,C6,C12	Capacitor, Ceramic	1µF, Y5V, 16V	4	ECJ-SVF1C105Z	Panasonic
C7	Capacitor, Ceramic	100pF, 50V	1	ECJ-2VC1H101J	Panasonic
C8	Capacitor, Ceramic	0.1µF, Y5V, 25V	1	ECJ-2VF1E104Z	Panasonic
C9	Capacitor, Ceramic	470pF, X7R, 50V	1	ECJ-2VC1H471J	Panasonic
C11,C21,C22	Capacitor, Poscap	330µF, 6.3V	3	6TPC330M	Sanyo
C15	Capacitor, Ceramic	2.2nF, X7R, 50V	1	ECJ-2VB1H222K	Panasonic
R6	Resistor	4.7Ω, 5%	1		
R8,R11	Resistor	1K	2		
R9	Resistor	17.8K	1		

TYPICAL OPERATING CHARACTERISTICS




Figure 14 - Efficiency for IRU3138 Evaluation Board




Figure 15 - Start-up time
Ch2:VC, Ch3:SS pin, Ch4:Vout




Figure 16 - Shut Down the output by pulling down the soft-start pin
Ch1: HDrv, Ch2:LDrv, Ch3: SS pin



Figure 17 - Output Voltage Ripple @ 15A
Ch1:Output, Ch4:lout (5A/Div)





Figure 18 - Transient response @ Iout=15A
Ch1: Output, Ch4:lout (5A/Div)

(S) SOIC Package
14-Pin Surface Mount, Narrow Body




14-PIN		
SYMBOL	MIN	MAX
A	8.56	8.74
B	1.27 BSC	
C	0.51 REF	
D	0.36	0.46
E	3.81	3.99
F	1.52	1.72
G	0.10	0.25
H	7° BSC	
I	0.19	0.25
J	5.80	6.20
K	0°	8°
L	0.41	1.27
T	1.37	1.57

NOTE: ALL MEASUREMENTS ARE IN MILLIMETERS.

PACKAGE SHIPMENT METHOD

PKG DESIG	PACKAGE DESCRIPTION	PIN COUNT	PARTS PER TUBE	PARTS PER REEL	T & R Orientation
S	SOIC, Narrow Body	14	55	2500	Fig A



This product has been designed and qualified for the consumer market.