HITACHI

Rev. 6.0 Sept. 1998

Description

The HD404318 Series is 4-bit HMCS400-series microcomputer with large-capacity memory designed to increase program productivity. Each microcomputer has an A/D converter and input capture timer built in. They also come with high-voltage I/O pins that can directly drive a fluorescent display.

The HD404318 Series includes four chips: the HD404318 with 8-kword ROM; the HD404316 with 6-kword ROM; the HD404314 with 4-kword ROM; the HD4074318 with 8-kword PROM.

The HD4074318 is a PROM version ZTAT[™] microcomputer. Programs can be written to the PROM by a PROM writer, which can dramatically shorten system development periods and smooth the process from debugging to mass production. (The PROM program specifications are the same as for the 27256.)

ZTAT™: Zero Turn Around Time ZTAT is a trademark of Hitachi Ltd.

Features

- 34 I/O pins
 - One input-only pin
 - 33 input/output pins: 21 pins are high-voltage pins (40 V, max.)
- On-chip A/D converter (8-bit × 8-channel)
- Three timers
 - One event counter input
 - One timer output
 - One input capture timer
- 8-bit clock-synchronous serial interface (1 channel)
- Alarm output
- Built-in oscillators
 - Ceramic or crystal oscillator
 - External clock drive is also possible



- Seven interrupt sources
 - Two by external sources
 - Three by timers
 - One each by the A/D converter and serial interface
- Two low-power dissipation modes
 - Standby mode
 - Stop mode
- Instruction cycle time 1 μ s ($f_{osc} = 4 \text{ MHz}$)


Ordering Information

Туре	Model Name	ROM (words)	RAM (digit)	Package
Mask ROM	HD404314S	4,096	384	DP-42S
	HD404314H			FP-44A
	HD404316S	6,144		DP-42S
	HD404316H			FP-44A
	HD404318S	8,192		DP-42S
	HD404318H			FP-44A
ZTAT™	HD4074318S	8,192		DP-42S
	HD4074318H			FP-44A

Recommended PROM Programmers and Socket Adapters

Manufacture	Model Name	Package	Manufacturer	Model Name
DATA I/O Corp.	121B	DP-42S	Hitachi	HS4318ESS01H
		FP-44A		HS4318ESH01H
AVAL Corp.	PKW-1000	DP-42S	Hitachi	HS4318ESS01H
		FP-44A		HS4318ESH01H

Pin Arrangement



HITACHI

PinDescription

		Pin Nun	nber		
Item	Symbol	DP-42S	FP-44A	I/O	Function
Power supply	V _{cc}	21	16		Applies power voltage
	GND	10	5		Connected to ground
	V _{disp} (shared with RA ₁)	1	39		Used as a high-voltage output power supply pin when selected by the mask option
Test	TEST	6	1	I	Cannot be used in user applications. Connect this pin to GND.
Reset	RESET	7	2	I	Resets the MCU
Oscillator	OSC ₁	8	3	I	Input/output pin for the internal oscillator. Connect these pins to the ceramic or crystal oscillator, or OSC ₁ to an external oscillator circuit.
	OSC ₂	9	4	0	
Port	D ₀ -D ₈	22–30	17–21, 23–26	I/O	Input/output pins addressed individually by bits; D_0-D_8 are all high-voltage I/O pins. Each pin can be individually configured as selected by the mask option.
	RA ₁	1	39	I	One-bit high-voltage input port pin
	R0 ₀ -R0 ₃ ,	2–5,	40–43,	I/O	Four-bit input/output pins consisting of standard voltage
	R3 ₀ -R4 ₃	12–19	7–14		pins
	R1 ₀ -R2 ₃ ,	31–42	27–38	I/O	Four-bit input/output pins consisting of high voltage pins
	R8 ₀ –R8 ₃				
Interrupt	INT₀, INT₁	22, 23	17, 18	I	Input pins for external interrupts
Stop clear	STOPC	26	21	l	Input pin for transition from stop mode to active mode
Serial interface	SCK	2	40	I/O	Serial interface clock input/output pin
	SI	3	41	I	Serial interface receive data input pin
	SO	4	42	0	Serial interface transmit data output pin
Timer	TOC	5	43	0	Timer output pin
	EVNB	24	19	I	Event count input pin
Alarm	BUZZ	25	20	0	Square waveform output pin
A/D converter	AV _{cc}	20	15		Power supply for the A/D converter. Connect this pin as close as possible to the $V_{\rm CC}$ pin and at the same voltage as $V_{\rm CC}$. If the power supply voltage to be used for the A/D converter is not equal to $V_{\rm CC}$, connect a 0.1- μF bypass capacitor between the AV $_{\rm CC}$ and AV $_{\rm SS}$ pins. (However, this is not necessary when the AV $_{\rm CC}$ pin is directly connected to the $V_{\rm CC}$ pin.)
	AV _{SS}	11	6		Ground for the A/D converter. Connect this pin as close as possible to GND at the same voltage as GND.
	AN ₀ -AN ₇	12–19	7–14	I	Analog input pins for the A/D converter

Pin Description in PROM Mode


The HD4074318 is a PROM version of a ZTAT™ microcomputer. In PROM mode, the MCU stops operating, thus allowing the user to program the on-chip PROM.

Pin Number		MCU Mode		PROM Mode	PROM Mode		
DP-42S	FP-44A	Pin	I/O	Pin	I/O		
1	39	RA ₁ /V _{disp}	I				
2	40	R0₀/ SCK	I/O	V_{cc}			
3	41	R0₁/SI	I/O	V_{cc}			
4	42	R0 ₂ /SO	I/O				
5	43	R0₃/TOC	I/O				
6	1	TEST	I	V_{PP}			
7	2	RESET	I	RESET	I		
8	3	OSC ₁	Į.	V _{cc}			
9	4	OSC ₂	0				
10	5	GND		GND			
11	6	AV _{ss}		GND			
12	7	R3 ₀ /AN ₀	I/O	O ₀	I/O		
13	8	R3 ₁ /AN ₁	I/O	O ₁	I/O		
14	9	R3 ₂ /AN ₂	I/O	O ₂	I/O		
15	10	R3 ₃ /AN ₃	I/O	O ₃	I/O		
16	11	R4 ₀ /AN ₄	I/O	O ₄	I/O		
17	12	R4 ₁ /AN ₅	I/O	O ₅	I/O		
18	13	R4 ₂ /AN ₆	I/O	O ₆	I/O		
19	14	R4 ₃ /AN ₇	I/O	O ₇	I/O		
20	15	AV _{cc}		V _{cc}			
21	16	V _{cc}		V _{cc}			
22	17	D ₀ /INT ₀	I/O	M _o	I		
23	18	D₁/ĪNT₁	I/O	M ₁	I		
24	19	D ₂ /EVNB	I/O	A ₁	I		
25	20	D ₃ /BUZZ	I/O	A_2	I		
26	21	D ₄ /STOPC	I/O				
27	23	$D_{\scriptscriptstyle{5}}$	I/O	A_3	I		
28	24	D_{6}	I/O	$A_{\scriptscriptstyle{4}}$	I		
29	25	D ₇	I/O	A_9	I		
30	26	D_8	I/O	V _{cc}			

Pin Number		MCU Mod	e	PROM Mo	de	
DP-42S	FP-44A	Pin	I/O	Pin	I/O	
31	27	R8 ₀	I/O	CE	I	
32	28	R8₁	I/O	ŌĒ	I	
33	29	R8 ₂	I/O	A ₁₃	I	
34	30	R8 ₃	I/O	A ₁₄	I	
35	31	R1 ₀	I/O	A ₅	I	
36	32	R1₁	I/O	A ₆	I	
37	33	R1 ₂	I/O	A ₇	I	
38	34	R1 ₃	I/O	A ₈	I	
39	35	R2 ₀	I/O	A _o	I	
40	36	R2 ₁	I/O	A ₁₀	I	
41	37	R2 ₂	I/O	A ₁₁	1	
42	38	R2 ₃	I/O	A ₁₂	I	

I/O: Input/output pin; I: Input pin; O: Output pin

Block Diagram



Memory Map

ROM Memory Map

Vector Address Area (\$0000–\$000F): Reserved for JMPL instructions that branch to the start addresses of the reset and interrupt routines.

Zero-Page Subroutine Area (\$0000–\$003**F**): Reserved for subroutines. The program branches to a subroutine in this area in response to the CAL instruction.

Pattern Area (\$0000-\$0FFF): Contains ROM data that can be referenced with the P instruction.

Program Area (\$0000-\$0FFF (HD404314), \$0000-\$17FF (HD404316), \$0000-\$1FFF (HD404318, HD4074318)): The entire ROM area can be used for program coding.




Figure 1 ROM Memory Map

HITACHI

RAM MemoryMap




Figure 2 RAM Memory Map and Initial Values

HITACHI

Table 1 Initial Values of Flags after MCU Reset

Item		Initial Value
Interrupt flags/mask	Interrupt enable flag (IE)	0
	Interrupt request flag (IF)	0
	Interrupt mask (IM)	1
Bit registers	Watchdog timer on flag (WDON)	0
	A/D start flag (ADSF)	0
	Input capture status flag (ICSF)	0
	Input capture error flag (ICEF)	0
	I _{AD} off flag (IAOF)	0
	RAM enable flag (RAME)	0




Figure 3 Interrupt Control Bits and Register Flag Areas Configuration

	SEM/SEMD	REM/REMD	TM/TMD	
IE				
IM	Allowed	Allowed	Allowed	
IAOF				
IF				
ICSF	Not executed	Allowed	Allowed	
ICEF	Not executed	Allowed	Allowed	
RAME				
RSP	Not executed	Allowed	Inhibited	
WDON	Allowed	Not executed	Inhibited	
ADSF	Allowed	Inhibited	Allowed	
Not used	Not executed	Not executed	Inhibited	

Note:

WDON is reset by MCU reset or by \$\overline{STOPC}\$ enable for stop mode cancellation. The REM or REMD instruction must not be executed for ADSF during A/D conversion. If the TM or TMD instruction is executed for the inhibited bits or non-existing bits, the value in ST becomes invalid.

Figure 4 Usage Limitations of RAM Bit Manipulation Instructions




Figure 5 Configuration of Memory Registers and Stack Area, and Stack Position

Registers and Flags




Figure 6 Registers and Flags

Addressing Modes

RAM Addressing Modes

Register Indirect Addressing Mode: The contents of the W, X, and Y registers (10 bits total) are used as a RAM address.

Direct Addressing Mode: A direct addressing instruction consists of two words. The first word contains the opcode, and the contents of the second word (10 bits) are used as a RAM address.

Memory Register Addressing Mode (LAMR, XMRA): The memory registers (MR), which are located in 16 addresses from \$040 to \$04F, are accessed with the LAMR and XMRA instructions.




Figure 7 RAM Addressing Modes

ROM Addressing Modes

Direct Addressing Mode: A program can branch to any address in ROM memory space by executing the JMPL, BRL, or CALL instruction.

Current Page Addressing Mode: A program can branch to any address in the current page (256 words per page) by executing the BR instruction.

Zero-Page Addressing Mode: A program can branch to any subroutine located in the zero-page subroutine area (\$0000–\$003F) by executing the CAL instruction.

Table Data Addressing Mode: A program can branch to an address determined by the contents of 4-bit immediate data, the accumulator, and the B register by executing the TBR instruction.




Figure 8 ROM Addressing Modes

 Table 2
 Instruction Set Classification

Instruction Type	Function	Number of Instructions
Immediate	Transferring constants to the accumulator, B register, and RAM.	4
Register-to-register	Transferring contents of the B, Y, SPX, SPY, or memory registers to the accumulator	8
RAM addressing	Available when accessing RAM in register indirect addressing mode	13
RAM register	Transferring data between the accumulator and memory.	10
Arithmetic	Performing arithmetic operations with the contents of the accumulator, B register, or memory.	25
Compare	Comparing contents of the accumulator or memory with a constant	12
RAM bit manipulation	Bit set, bit reset, and bit test.	6
ROM addressing	Branching and jump instructions based on the status condition.	8
Input/output	Controlling the input/output of the R and D ports; ROM data reference with the P instruction	11
Control	Controlling the serial communication interface and low-power dissipation modes.	4

Total: 101 instructions

Interrupts




Figure 9 Interrupt Control Circuit

HITACHI




Figure 10 Interrupt Processing Sequence

Operating Modes

The MCU has three operating modes as shown in table 3. Transitions between operating modes are shown in figure 11.

 Table 3
 Operations in Each Operating Mode

Function	Active Mode	Standby Mode	Stop Mode
System oscillator	OP	OP	Stopped
CPU	OP	Retained	Reset
RAM	OP	Retained	Retained
Timer A	OP	OP	Reset
Timers B, C	OP	OP	Reset
Serial interface	OP	OP	Reset
A/D	OP	OP	Reset
I/O	OP	Retained	Reset

Note: OP implies in operation




Figure 11 MCU Status Transitions

In stop mode, the system oscillator is stopped. To ensure a proper oscillation stabilization period of at least t_{RC} when clearing stop mode, execute the cancellation according to the timing chart in figure 12.




Figure 12 Timing of Stop Mode Cancellation

HITACHI

MCU Operation Sequence: The MCU operates in the sequence shown in figure 13 and figure 14. The low-power mode operation sequence is shown in figure 14. With the IE flag cleared and an interrupt flag set together with its interrupt mask cleared, if a STOP/SBY instruction is executed, the instruction is cancelled (regarded as an NOP) and the following instruction is executed. Before executing a STOP/SBY instruction, make sure all interrupt flags are cleared or all interrupts are masked.




Figure 13 MCU Operating Sequence (Power ON)




Figure 14 MCU Operating Sequence (Low-Power Mode Operation)

Oscillator Circuit

Figure 15 shows a block diagram of the clock generation circuit.




Figure 15 Clock Generation Circuit




Figure 16 Typical Layout of Crystal and Ceramic Oscillator

Table 4 Oscillator Circuit Examples

Circuit Configuration Circuit Constants External clock operation External OSC₁ oscillator OSC_2 Open Ceramic oscillator Ceramic oscillator: CSA4.00MG (Murata) C_1 (OSC₁, OSC₂) $R_f = 1 M\Omega \pm 20\%$ OSC₁ $C_1 = C_2 = 30 \text{ pF } \pm 20\%$ Ceramic = OSC₂ C_2 7/7 GND Crystal oscillator $R_f = 1 M\Omega \pm 20\%$ C₁ (OSC₁, OSC₂) $C_1 = C_2 = 10 \text{ to } 22 \text{ pF } \pm 20\%$ OSC₁ Crystal: Equivalent to circuit shown below Crystal = R₁≨ $C_0 = 7 \text{ pF max}.$ OSC_2 $R_s = 100 \Omega \text{ max}.$ C_2 **GND** C_S R_S - OSC₂ OSC₁ C_{O}

- Notes: 1. Since the circuit constants change depending on the crystal or ceramic oscillator and stray capacitance of the board, the user should consult with the crystal or ceramic oscillator manufacturer to determine the circuit parameters.
 - 2. Wiring among OSC₁, OSC₂, and elements should be as short as possible, and must not cross other wiring (see figure 16).

I/O Ports

The MCU has 33 input/output pins (D_0 – D_8 , R0–R4, R8) and one input-only pin (RA₁). The following describes the features of the I/O ports.

- The 21 pins consisting of D₀–D₈, R1, R2, and R8 are all high-voltage I/O pins. RA₁ is a high-voltage input-only pin. These high-voltage pins can be equipped with or without pull-down resistance, as selected by the mask option.
- All standard output pins are CMOS output pins. However, the R0₂/SO pin can be programmed for NMOS open-drain output.
- In stop mode, input/output pins go to the high-impedance state
- All standard input/output pins have pull-up MOS built in, which can be individually turned on or off by software

Table 5 Control of Standard I/O Pins by Program

MIS3 (bit 3 of MIS)		0	0				1			
DCR		0		1		0		1		
PDR		0	1	0	1	0	1	0	1	
CMOS buffer	PMOS	_	_	_	On	_	_	_	On	
	NMOS	_	_	On	_	_	_	On	_	
Pull-up MOS		_	_	_	_	_	On	_	On	

Note: — indicates off.






Figure 17 Data Control Register (DCR)

Table 6 Circuit Configurations of Standard I/O Pins




Notes on next page.



Notes: 1. In stop mode, the MCU is reset and the peripheral function selection is cancelled. The HLT signal goes low, and input/output pins the enter high-impedance state.

2. The HLT signal is 1 in active and standby modes.

Table 7 Circuit Configurations for High-Voltage Input/Output Pins



- Notes: 1. In stop mode, the MCU is reset and the peripheral function selection is cancelled. The HLT signal goes low, and input/output pins the enter high-impedance state.
 - 2. The HLT signal is 1 in active and standby modes.
 - 3. The circuits of HD4074318 are without pull-down resistance.




Figure 18 Port Mode Register A (PMRA)




Figure 19 Port Mode Register B (PMRB)




Figure 20 Miscellaneous Register (MIS)

Prescaler

The MCU has a built-in prescaler labeled as prescaler S (PSS), which divides the system clock and then outputs divided clock signals to the peripheral function modules, as shown in figure 21.




Figure 21 Prescaler Output Supply

Timers

The MCU has three built-in timers: A, B, and C. The functions of each timer are listed in table 7.

Timer A

Timer A is an 8-bit free-running timer that has the following features:

- One of eight internal clocks can be selected from prescaler S according to the setting of timer mode register A (TMA: \$008)
- An interrupt request can be generated when timer counter A (TCA) overflows
- Input clock frequency must not be modified during timer A operation

Table 7 Timer Functions

Functions		Timer A	Timer B	Timer C
Clock source	Prescaler S	Available	Available	Available
	External event	_	Available	_
Timer functions	Free-running	Available	Available	Available
	Event counter	_	Available	_
	Reload	_	Available	Available
	Watchdog	_	_	Available
	Input capture	_	Available	_
Timer output	PWM	_	_	Available




Figure 22 Timer A Block Diagram




Figure 23 Timer Mode Register A (TMA)

HITACHI

Timer B

Timer B is an 8-bit multifunction timer that includes free-running, reload, and input capture timer features. These are described as follows.

- By setting timer mode register B1 (TMB1: \$009), one of seven internal clocks supplied from prescaler S can be selected, or timer B can be used as an external event counter
- By setting timer mode register B2 (TMB2: \$026), detection edge type of EVNB can be selected
- By setting timer write register BL, BU (TWBL, BU: \$00A, \$00B), timer counter B (TCB) can be written to during reload timer operation
- By setting timer read register BL, BU (TRBL, BU: \$00A, \$00B), the contents of timer counter B can be read out
- Timer B can be used as an input capture timer to count the clock cycles between trigger edges input as an external event
- An interrupt can be requested when timer counter B overflows or when a trigger input edge is received during input capture operation




Figure 24 Timer B Free-Running and Reload Operation Block Diagram




Figure 25 Timer B Input Capture Operation Block Diagram




Figure 26 Timer Mode Register B1 (TMB1)




Figure 27 Timer Mode Register B2 (TMB2)

Timer C

Timer C is an 8-bit multifunction timer that includes free-running, reload, and watchdog timer features, which are described as follows.

- By setting timer mode register C (TMC: \$00D), one of eight internal clocks supplied from prescaler S can be selected
- By selecting pin TOC with bit 2 (PMRA2) of port mode register A (PMRA: \$004), timer C output (PWM output) is enabled
- By setting timer write register CL, CU (TWCL, CU: \$00E, \$00F), timer counter C (TCC) can be written to
- By setting timer read register CL, CU (TRCL, CU: \$00E, \$00F), the contents of timer counter C can be read out
- An interrupt can be requested when timer counter C overflows
- Timer counter C can be used as a watchdog timer for detecting runaway program




Figure 28 Timer C Block Diagram




Figure 29 Timer Mode Register C (TMC)




Figure 30 PWM Output Waveform





Figure 31 Watchdog Timer Operation Flowchart

Notes on Use

When using the timer output as PWM output, note the following point. From the update of the timer write register until the occurrence of the overflow interrupt, the PWM output differs from the period and duty settings, as shown in table 8. The PWM output should therefore not be used until after the overflow interrupt following the update of the timer write register. After the overflow, the PWM output will have the set period and duty cycle.

Table 8 PWM Output Following Update of Timer Write Register



Alarm Output Function

The MCU has an alarm output function built in. By setting port mode register C (PMRC: \$025), one of four alarm frequencies supplied from the PSS can be selected.

Table 9 Port Mode Register C

PMRC

Bit 3	Bit 2	System Clock Divisor
0	0	÷ 2048
	1	÷ 1024
1	0	÷ 512
	1	÷ 256




Figure 32 Alarm Output Function Block Diagram

Serial Interface

The MCU has a one-channel serial interface built in with the following features.

- One of 13 different internal clocks or an external clock can be selected as the transmit clock. The internal clocks include the six prescaler outputs divided by two and by four, and the system clock.
- During idle states, the serial output pin can be controlled to be high or low output
- Transmit clock errors can be detected
- An interrupt request can be generated after transfer has completed when an error occurs

Table 10 Serial Interface Operating Modes

SMR	PMRA			
Bit 3	Bit 1	Bit 0	Operating Mode	
1	0	0	Continuous clock output mode	
		1	Transmit mode	
	1	0	Receive mode	
		1	Transmit/receive mode	




Figure 33 Serial Interface Block Diagram




Figure 34 Serial Interface State Transitions




Figure 35 Serial Interface Timing




Figure 36 Example of Serial Interface Operation Sequence

Transmit clock erors are detected as illustrated in figure 37.




Figure 37 Transmit Clock Error Detection

Table 11 Transmit Clock Selection

PMRC	SMR				
Bit 0	Bit 2	Bit 1	Bit 0	System Clock Divisor	Transmit Clock Frequency
0	0	0	0	÷ 2048	4096t _{cyc}
			1	÷ 512	1024t _{cyc}
		1	0	÷ 128	256t _{cyc}
			1	÷ 32	64t _{cyc}
	1	0	0	÷ 8	16t _{cyc}
			1	÷ 2	4t _{cyc}
1	0	0	0	÷ 4096	8192t _{cyc}
			1	÷ 1024	2048t _{cyc}
		1	0	÷ 256	512t _{cyc}
			1	÷ 64	128t _{cyc}
	1	0	0	÷ 16	32t _{cyc}
-			1	÷ 4	8t _{cyc}




Figure 38 Serial Mode Register (SMR)




Figure 39 Port Mode Register C (PMRC)

A/D Converter

The MCU also contains a built-in A/D converter that uses a sequential comparison method with a resistance ladder. It can perform digital conversion of eight analog inputs with 8-bit resolution. The following describes the A/D converter.

- A/D mode register 1 (AMR1: \$019) is used to select digital or analog ports
- A/D mode register 2 (AMR2: \$01A) is used to set the A/D conversion speed and to select digital or analog ports
- The A/D channel register (ACR: \$016) is used to select an analog input channel
- A/D conversion is started by setting the A/D start flag (ADSF: \$020, 2) to 1. After the conversion is completed, converted data is stored in the A/D data register, and at the same time, the A/D start flag is cleared to 0
- By setting the I_{AD} off flag (IAOF: \$021, 2) to 1, the current flowing through the resistance ladder can be cut off even while operating in standby or active mode




Figure 40 A/D Converter Block Diagram

Notes on Usage

- Use the SEM or SEMD instruction for writing to the A/D start flag (ADSF)
- Do not write to the A/D start flag during A/D conversion
- Data in the A/D data register during A/D conversion is undefined
- Since the operation of the A/D converter is based on the clock from the system oscillator, the A/D converter does not operate in stop mode. In addition, to save power while in stop mode, all current flowing through the converter's resistance ladder is cut off.
- If the power supply for the A/D converter is to be different from V_{CC}, connect a 0.1-μF bypass capacitor between the AV_{CC} and AV_{SS} pins. (However, this is not necessary when the AV_{CC} pin is directly connected to the V_{CC} pin.)
- The port data register (PDR) is initialized to 1 by an MCU reset. At this time, if pull-up MOS is selected as active by bit 3 of the miscellaneous register (MIS3), the port will be pulled up to V_{CC}. When using a shared R port/analog input pin as an input pin, clear PDR to 0. Otherwise, if pull-up MOS is selected by MIS3 and PDR is set to 1, a pin selected by bit 1 of the A/D mode register as an analog pin will remain pulled up.




Figure 41 A/D Mode Register 1 (AMR1)




Figure 42 A/D Mode Register (AMR2)




Figure 43 A/D Channel Register (ACR)





Figure 44 A/D Start Flag (ADSF)



 $Figure~45~~I_{AD}~Off~Flag~(IAOF)\\$




Figure 46 A/D Data Registers




Figure 47 A/D Data Register Lower Digit (ADRL)




Figure 48 A/D Data Register Upper Digit (ADRU)

Notes on Mounting

Assemble all parts including the HD404318 Series on a board, noting the points described below.

- 1. Connect layered ceramic type capacitors (about 0.1 μ F) between AV_{CC} and AV_{SS}, between V_{CC} and GND, and between used analog pins and AV_{SS}.
- 2. Connect unused analog pins to AV_{SS} .




Figure 49 Example of Connections (1)

Between the V_{CC} and GND lines, connect capacitors designed for use in ordinary power supply circuits. An example connection is described in figure 50.

No resistors can be inserted in series in the power supply circuit, so the capacitors should be connected in parallel. The capacitors are a large capacitance C_1 and a small capacitance C_2 .




Figure 50 Example of Connections (2)

Absolute Maximum Ratings

Item	Symbol	Value	Unit	Notes
Supply voltage	V _{cc}	-0.3 to +7.0	V	_
Programming voltage	V _{PP}	-0.3 to +14.0	V	1
Pin voltage	V _T	-0.3 to $V_{cc} + 0.3$	V	2
		$V_{cc} - 45 \text{ to}$ $V_{cc} + 0.3$	V	3
Total permissible input current	ΣI_{o}	70	mA	4
Total permissible output current	–ΣI ₀	150	mA	5
Maximum input current	Io	4	mA	6, 7
		20	mA	6, 8
Maximum output current	-I ₀	4	mA	9, 10
		30	mA	10, 11
Operating temperature	T _{opr}	-20 to +75	°C	
Storage temperature	T _{stg}	-55 to +125	°C	

Notes: Permanent damage may occur if these absolute maximum ratings are exceeded. Normal operation must be under the conditions stated in the electrical characteristics tables. If these conditions are exceeded, the LSI may malfunction or its reliability may be affected.

- 1. Applies to pin TEST (V_{PP}) of HD4074318.
- 2. Applies to all standard voltage pins.
- 3. Applies to high-voltage pins.
- 4. The total permissible input current is the total of input currents simultaneously flowing in from all the I/O pins to GND.
- 5. The total permissible output current is the total of output currents simultaneously flowing out from V_{cc} to all I/O pins.
- 6. The maximum input current is the maximum current flowing from each I/O pin to GND.
- 7. Applies to ports R3 and R4.
- 8. Applies to port R0.
- 9. Applies to ports R0, R3, and R4.
- 10. The maximum output current is the maximum current flowing from V_{cc} to each I/O pin.
- 11. Applies to ports D_0 – D_8 , R1, R2, and R8.

Electrical Characteristics

DC Characteristics (V_{CC} = 4.0 to 5.5 V, GND = 0 V, V_{disp} = V_{CC} – 40 V to V_{CC} , T_a = –20 to +75°C, unless otherwise specified)

Item	Symbol	Pins	Min	Тур	Max	Unit	Test Condition	Notes
Input high	V _{IH}	RESET, SCK,	0.8V _{cc}	_	V _{cc} + 0.3	V		
voltage		SI, \overline{INT}_0 , \overline{INT}_1 ,						
		STOPC, EVNB						
		OSC ₁	$V_{\rm CC}-0.5$	_	V_{cc} + 0.3	V		
Input low voltage	V_{IL}	$\overline{RESET}, \overline{SCK},$	-0.3	_	$0.2V_{\rm cc}$	V		
		SI						
		$\overline{INT}_{0}, \overline{INT}_{1},$	$V_{\text{CC}} - 40$	_	$0.2V_{\rm cc}$	V		
		$\overline{\text{STOPC}}$, EVNB						
		OSC ₁	-0.3	_	0.5	V		
Output high voltage	V _{OH}	SCK, SO, TOC	V _{cc} – 0.5	_	_	V	$-I_{OH} = 0.5 \text{ mA}$	
Output low voltage	V _{OL}	SCK, SO, TOC	_	_	0.4	V	I _{OL} = 0.4 mA	
I/O leakage	I _{IL}	RESET, SCK,	_	_	1	μΑ	$V_{in} = 0 \text{ V to } V_{CC}$	1
current		SI, SO, TOC,						
		OSC ₁						
		INT ₀ , INT ₁ ,	_	_	20	μΑ	$V_{in} = V_{CC} - 40 \text{ to } V_{CC}$	1
		$\overline{\text{STOPC}}$, EVNB						
Current	I _{cc}	V _{cc}	_	_	5.0	mA	V _{CC} = 5 V,	2, 5
dissipation in active mode							$f_{OSC} = 4 \text{ MHz}$	
			_	_	8.0	mA	=	2, 6
Current	I _{SBY}	V _{cc}	_	_	2.0	mA	V _{CC} = 5 V,	3
dissipation in standby mode							$f_{OSC} = 4 \text{ MHz}$	
Current dissipation in stop mode	I _{STOP}	V _{cc}	_	_	10	μΑ	V _{cc} = 5 V	4, 5
			_	_	20	μΑ	_	4, 6
Stop mode retaining voltage	V_{STOP}	V _{CC}	2	_	_	V		

Notes: 1. Excludes current flowing through pull-up MOS and output buffers.

2. $I_{\rm cc}$ is the source current when no I/O current is flowing while the MCU is in reset state.

Test conditions: MCU: Reset

Pins: RESET, TEST at GND

R0, R3, R4 at V_{cc}

 D_0-D_8 , R1, R2, R8, RA₁ at V_{disp}

3. I_{SBY} is the source current when no I/O current is flowing while the MCU timer is operating.

Test conditions: MCU: I/O reset

Standby mode

Pins: RESET at V_{cc}

TEST at GND R0, R3, R4 at V_{cc}

 D_0 – D_8 , R1, R2, R8, RA₁ at V_{disp}

4. This is the source current when no I/O current is flowing.

Test conditions: Pins: R0, R3, R4 at V_{cc}

D₀-D₈, R1, R2, R8, RA₁ at GND

5. Applies to the HD404314, HD404316 and HD404318.

6. Applies to the HD4074318.

I/O Characteristics for Standard Pins ($V_{CC} = 4.0$ to 5.5 V, GND = 0 V, $V_{disp} = V_{CC} - 40$ V to V_{CC} , $T_a = -20$ to $+75^{\circ}$ C, unless otherwise specified)

Item	Symbol	Pins	Min	Тур	Max	Unit	Test Condition	Note
Input high voltage	V_{IH}	R0, R3, R4	0.7V _{cc}	_	V _{cc} + 0.3	V		
Input low voltage	V _{IL}	R0, R3, R4	-0.3	_	0.3V _{cc}	V		
Output high voltage	V _{OH}	R0, R3, R4	V _{cc} – 0.5	_	_	V	$-I_{OH} = 0.5 \text{ mA}$	
Output low voltage	V _{OL}	R3, R4	_	_	0.4	V	I _{OL} = 1.6 mA	
		R0	_	_	2.0	V	$I_{OL} = 10 \text{ mA}$	
Input leakage current	I _{IL}	R0, R3, R4	_	_	1	μΑ	$V_{in} = 0 \text{ V to } V_{CC}$	1
Pull-up MOS	-I _{PU}	R0, R3, R4	30	150	300	μΑ	$V_{CC} = 5 \text{ V}, V_{in} = 0 \text{ V}$	2
			30	80	180	μΑ	-	3

Notes: 1. Output buffer current is excluded.

- 2. Applies to the HD404314, HD404316, and HD404318.
- 3. Applies to the HD4074318.

I/O Characteristics for High-Voltage Pins (V_{CC} = 4.0 to 5.5 V, GND = 0 V, V_{disp} = V_{CC} – 40 V to V_{CC} , T_a = –20 to +75°C, unless otherwise specified)

Item	Symbol	Pins	Min	Тур	Max	Unit	Test Condition	Note
Input high	V _{IH}	D ₀ –D ₈ , R1,	0.7V _{cc}	_	V _{CC} + 0.3	V		
voltage		R2, R8, RA ₁						
Input low	V_{IL}	D ₀ –D ₈ , R1,	$V_{\rm CC}-40$	_	$0.3V_{\rm cc}$	V		
voltage		R2, R8, RA ₁						
Output high	V_{OH}	D ₀ –D ₈ , R1,	$V_{\rm CC} - 3.0$	_	_	V	$-I_{OH} = 15 \text{ mA}$	
voltage		R2, R8, BUZZ						
			V _{CC} - 2.0	_	_	V	$-I_{OH} = 10 \text{ mA}$	
			V _{CC} - 1.0	_	_	V	-I _{OH} = 4 mA	
Output low	V _{OL}	D ₀ –D ₈ , R1,	_	_	$V_{\rm CC} - 37$	V	$V_{disp} = V_{CC} - 40 \text{ V}$	1
voltage		R2, R8, BUZZ						
			_	_	V _{CC} - 37	V	150 kΩ at V_{cc} – 40 V	2
I/O leakage	I _{IL}	D ₀ –D ₈ , R1, R2,	_	_	20	μΑ	$V_{in} = V_{CC} - 40 \text{ V to } V_{CC}$	3
current		R8, RA ₁ , BUZZ						
Pull-down	I _{PD}	D ₀ –D ₈ , R1,	200	600	1000	μΑ	$V_{disp} = V_{CC} - 35 \text{ V},$	1
MOS current		R2, R8, BUZZ					$V_{in} = V_{CC}$	

Notes: 1. Applies to pins with pull-down MOS as selected by the mask option .

- 2. Applies to pins without pull-down MOS as selected by the mask option.
- 3. Excludes output buffer current.

A/D Converter Characteristics ($V_{\rm CC}$ = 4.0 to 5.5 V, GND = 0 V, $V_{\rm disp}$ = $V_{\rm CC}$ – 40 V to $V_{\rm CC}$, T_a = –20 to +75°C, unless otherwise specified)

Item	Symbol	Pins	Min	Тур	Max	Unit	Test Condition	Note
Analog supply voltage	AV_{CC}	AV_{cc}	$V_{\rm CC} - 0.3$	V_{cc}	V _{cc} + 0.3	V		1
Analog input voltage	AV_{in}	AN ₀ -AN ₇	AV_{SS}	_	AV_CC	V		
Current flowing between AV _{cc} and AV _{ss}	I _{AD}		_	_	200	μΑ	$V_{cc} = AV_{cc} = 5.0 \text{ V}$	
Analog input capacitance	CA _{in}	AN ₀ –AN ₇	_	_	30	pF	-	
Resolution	-		8	8	8	Bit	-	
Number of input channels	-		0	_	8	Chan nel	-	
Absolute accuracy	-		_	_	±2.0	LSB	-	
Conversion time	=		34	_	67	t _{cyc}	-	
Input impedance		AN ₀ -AN ₇	1	_	_	$M\Omega$		

Note: 1. Connect this to V_{cc} if the A/D converter is not used.

AC Characteristics (V_{CC} = 4.0 to 5.5 V, GND = 0 V, V_{disp} = V_{CC} – 40 V to V_{CC} , T_a = –20 to +75°C)

Item	Symbol	Pins	Min	Тур	Max	Unit	Test Condition	Note
Clock oscillation frequency	f _{osc}	OSC ₁ , OSC ₂	0.4	4	4.5	MHz	System clock divided by 4	
Instruction cycle time	t _{cyc}		0.89	1	10	μs		
Oscillation stabilization time (ceramic oscillator)	t _{RC}	OSC ₁ , OSC ₂	_	_	7.5	ms		1
Oscillation stabilization time (crystal oscillator)	t _{RC}	OSC ₁ , OSC ₂	_	_	40	ms		1
External clock high width	t _{CPH}	OSC ₁	92	_	_	ns		2
External clock low width	t _{CPL}	OSC ₁	92	_	_	ns		2
External clock rise time	t _{CPr}	OSC ₁	_	_	20	ns		2
External clock fall time	t_{CPf}	OSC ₁	_	_	20	ns		2
INT₀, INT₁, EVNB high	t _{IH}	$\overline{INT}_{0},\overline{INT}_{1},$	2	_	_	t _{cyc}		3
widths		EVNB						
$\overline{\text{INT}}_0$, $\overline{\text{INT}}_1$, EVNB low	\mathbf{t}_{IL}	$\overline{INT}_{0}, \overline{INT}_{1},$	2	_	_	\mathbf{t}_{cyc}		3
widths		EVNB						
RESET low width	$t_{\scriptscriptstyle RSTL}$	RESET	2	_	_	\mathbf{t}_{cyc}		4
STOPC low width	$t_{\scriptsize{\text{STPL}}}$	STOPC	1	_	_	\mathbf{t}_{RC}		5
RESET rise time	t _{RSTr}	RESET	_	_	20	ms		4
STOPC rise time	$t_{\scriptscriptstyle STPr}$	STOPC	_	_	20	ms		5
Input capacitance	C _{in}	All input pins except TEST	_	_	30	pF	f = 1 MHz, V _{in} = 0 V	
		TEST	_		30	pF	_	6
			_	_	180	pF		7

Notes: 1. The oscillation stabilization time is the period required for the oscillator to stabilize in the following situations:

- a. After V_{cc} reaches 4.0 V at power-on.
- b. After $\overline{\text{RESET}}$ input goes low when stop mode is cancelled.
- c. After STOPC input goes low when stop mode is cancelled.

To ensure the oscillation stabilization time at power-on or when stop mode is cancelled, $\overline{\text{RESET}}$ or $\overline{\text{STOPC}}$ must be input for at least a duration of t_{RC} .

When using a crystal or ceramic oscillator, consult with the manufacturer to determine what stabilization time is required, since it will depend on the circuit constants and stray capacitance.

- 2. Refer to figure 51.
- 3. Refer to figure 52.
- 4. Refer to figure 53.
- 5. Refer to figure 54.
- 6. Applies to the HD404314, HD404316, and HD404318.
- 7. Applies to the HD4074318.

Serial Interface Timing Characteristics (V_{CC} = 4.0 to 5.5 V, GND = 0 V, V_{disp} = V_{CC} – 40 V to V_{CC} , T_a = -20 to +75°C, unless otherwise specified)

During Transmit Clock Output

Item	Symbol	Pins	Min	Тур	Max	Unit	Test Condition	Note
Transmit clock cycle time	t _{Scyc}	SCK	1	_	_	t _{cyc}	Load shown in figure 56	1
Transmit clock high width	t _{SCKH}	SCK	0.4	_	_	tscyc	Load shown in figure 56	1
Transmit clock low width	t _{SCKL}	SCK	0.4	_	_	tscyc	Load shown in figure 56	1
Transmit clock rise time	t _{SCKr}	SCK	_	_	80	ns	Load shown in figure 56	1
Transmit clock fall time	t_{SCKf}	SCK	_	_	80	ns	Load shown in figure 56	1
Serial output data delay time	t _{DSO}	SO	_	_	300	ns	Load shown in figure 56	1
Serial input data setup time	t _{ssi}	SI	100	_	_	ns	_	1
Serial input data hold time	t _{HSI}	SI	200	_	_	ns	_	1

During Transmit Clock Input

Item	Symbol	Pins	Min	Тур	Max	Unit	Test Condition	Note
Transmit clock cycle time	t _{Scyc}	SCK	1	_	_	t _{cyc}		1
Transmit clock high width	t _{SCKH}	SCK	0.4	_	_	tscyc		1
Transmit clock low width	t _{SCKL}	SCK	0.4	_	_	t _{Scyc}		1
Transmit clock rise time	t _{SCKr}	SCK	_	_	80	ns		1
Transmit clock fall time	t _{SCKf}	SCK	_	_	80	ns		1
Serial output data delay time	t _{DSO}	SO	_	_	300	ns	Load shown in figure 56	1
Serial input data setup time	t _{ssi}	SI	100	_	_	ns	_	1
Serial input data hold time	t _{HSI}	SI	200	_	_	ns	_	1

Note: 1. Refer to figure 55.




Figure 51 External Clock Timing




Figure 52 Interrupt Timing




Figure 53 RESET Timing




Figure 54 STOPC Timing




Figure 55 Serial Interface Timing




Figure 56 Timing Load Circuit


Notes on ROM Out

Please pay attention to the following items regarding ROM out.

On ROM out, fill the ROM area indicated below with 1s to create the same data size for the HD404314 and HD404316 as an 8-kword version

(HD404318). An 8-kword data size is required to change ROM data to mask manufacturing data since the program used is for an 8-kword version.

This limitation applies when using an EPROM or a data base.



HD404314/HD404316/HD404318 Option List

Crystal oscillator

☐ External clock

f =

Please check off the appropriate applications and enter the necessary information.

				Date o	f order			
				Custor	ner			
1. ROM Size				Depart	ment			
☐ HD404314	4-	kword		Name				
☐ HD404316	6-	kword		ROM o	ode nam	ne		
☐ HD404318	8-	kword		LSI nu	mber			
2. I/O Options D: Without pu	ıll-down	resistance	•	E: With	pull-dow	n resista	ınce	
D:	1/0	l.	O option			1/0	I/O	option
Pin name	I/O	D	E] Pin i	name	I/O	D	E
D0/INT0	I/O			R1	R10	I/O		
D1/INT1	I/O]	R11	I/O		
D2/EVNB	I/O]	R12	I/O		
D3/BUZZ	I/O]	R13	I/O		
D4/STOPC	I/O			R2	R20	I/O		
D5	I/O			1	R21	I/O		
D6	I/O			1	R22	I/O		
D7	I/O			1	R23	I/O		
D8	I/O			R8	R80	I/O		
		•	•	_	R81	I/O		
					R82	I/O		
					R83	I/O		
3. RA1/Vdisp				RA	RA1	I	Selected	in option (3)
☐ RA1 withou	t pull-dov	wn resista	nce					
□ Vdisp								
Note: If even onl E, pin RA1 as Vdisp.			ed with I/O optic lected to functio					
4. ROM Code M	edia							
Please specif	y the firs		ow (the upper bi omputer type (ir				gether), wher	n using
			ower bits are mi he same EPRO					r five bits
			ower bits are se rent EPROMS.	parated. The	upper fi	ve bits a	nd lower five	bits are
5. System Oscilla	ntor for C	SC1 and	OSC2	6. Stop m	node		7. Package)
☐ Ceramic oscillator								

MHz

MHz

☐ Not used

☐ FP-44A

Cautions

- 1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
- 2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
- 3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
- 4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as failsafes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
- 5. This product is not designed to be radiation resistant.
- 6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
- 7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

IITACH

Semiconductor & Integrated Circuits. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109

URL NorthAmerica http:semiconductor.hitachi.com/ Europe http://www.hitachi-eu.com/hel/ecg

http://www.has.hitachi.com.sg/grp3/sicd/index.htm http://www.hitachi.com.tw/E/Product/SICD_Frame.htm Asia (Singapore) Asia (Taiwan) Asia (HongKong) http://www.hitachi.com.hk/eng/bo/grp3/index.htm

Japan http://www.hitachi.co.ip/Sicd/indx.htm

For further information write to:

Hitachi Semiconductor (America) Inc. 179 East Tasman Drive San Jose, CA 95134 Tel: <1> (408) 433-1990 Fax: <1>(408) 433-0223 Hitachi Europe GmbH Electronic components Group Dornacher Straße 3 D-85622 Feldkirchen, Munich Germany

Tel: <49> (89) 9 9180-0 Fax: <49> (89) 9 29 30 00 Hitachi Europe Ltd.

Electronic Components Group. Whitebrook Park Lower Cookham Road Maidenhead

Berkshire SL6 8YA, United Kingdom Tel: <44> (1628) 585000 Fax: <44> (1628) 778322

Hitachi Asia Pte. Ltd. 16 Collyer Quay #20-00 Hitachi Tower Singapore 049318 Tel: 535-2100 Fax: 535-1533

Hitachi Asia Ltd. Taipei Branch Office 3F. Hung Kuo Building, No.167 Tun-Hwa North Road, Taipei (105) Tel: <886> (2) 2718-3666 Fax: <886> (2) 2718-8180

Hitachi Asia (Hong Kong) Ltd. Group III (Electronic Components) 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Tsim Sha Tsui, Kowloon, Hong Kong

Tel: <852> (2) 735 9218 Fax: <852> (2) 730 0281 Telex: 40815 HITEC HX

Copyright © Hitachi, Ltd., 1998. All rights reserved. Printed in Japan.